## RENESAS TECHNI CAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

| Product <br> Category | MPU/MCU | Document <br> No. | TN-SH7-A826A/E | Rev. | 1.00 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Title | SH7450 Group, SH7451 Group User's Manual <br> Hardware Errata Rev.A | Information <br> Category | Technical Notification |  |  |
| Applicable <br> Product | SH7450 Group, SH7451 Group | Lot No. |  | Reference <br> Document | SH7450 Group, SH7451 Group <br> User's Manual: Hardware Rev.1.10 <br> (R01UH0286EJ 0110) |
|  |  |  |  |  |  |

Since we changed the following contents of "SH7450 Group, SH7451 Group User's Manual: Hardware Rev.1.10(Published on September 27, 2011)", we announce you.

Please use attached errata in the case of use of SH7450 Group, SH7451 Group User's Manual: Hardware Rev.1.10.

Appending Document:" SH7450 Group, SH7451 Group User’s Manual: Hardware Rev.1.10" errata REV.A 3 sheets

* In the following, the portion of net credit ( ) or an underline is a portion with an addition/change.

| Rev. | Page | Part | Contents |
| :---: | :---: | :---: | :---: |
| Adds by REV.A | Revision History - xiii | 26.3.14 <br> CANi Status Register | Revision History: Description of CAN added <br> -Page of Previous Edition: 26-49 <br> -Description: <br> Description of the bit 1 (SDST bit) in the CANi Status Register (CiSTR) ( $\mathrm{i}=0$ to 4 ) corrected <br> Error: The SDST bit is set to "1" when at least one SENTDATA bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register. |
|  |  |  | Correct: The SDST bit is set to " 1 " when at least one SENTDATA bit in the CiMCTLj $(j=32$ to 63$)$ register is " 1 " regardless of the value of the CiMIER register. |
|  |  |  | -Page of Previous Edition: 26-49 <br> - Description: <br> Description of the bit 0 (NDST bit) in the CANi Status Register (CiSTR) ( $\mathrm{i}=0$ to 4 ) corrected <br> Error: The NDST bit is set to " 1 " when at least one NEWDATA bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register. |
|  |  |  | Correct: The NDST bit is set to "1" when at least one NEWDATA bit in the CiMCTLj ( $\mathrm{j}=0$ to 63 ) register is "1" regardless of the value of the CiMIER register. |
| Adds by REV.A | Revision History$-x v$ | 32.5.1 <br> FlexRay Error Interrupt Register | Revision History: Description of FlexRay added <br> -Page of Previous Edition: 32-17 <br> - Description: <br> Description of the bit 24 (EDB bit) in the FlexRay Error Interrupt Register (FREIR) corrected <br> Error: 0: No error detected on channel B RW |
|  |  |  | Correct. 0 . No error detected on channel B |
|  |  |  | -Page of Previous Edition: 32-18 <br> -Description: <br> Description of the bit 9 (IIBA bit) in the FlexRay Error Interrupt Register (FREIR) corrected <br> Error: 0: No illegal CPU access to Output Buffer occurred <br> 1: Illegal CPU access to Output Buffer occurred |
|  |  |  | Correct: 0: No illegal CPU access to Input Buffer occurred <br> 1: Illegal CPU access to Input Buffer occurred |
| Adds by REV.A | Revision History - xvi | Appendix A CPU Operation Mode Register | Revision History: Description of Appendix A added <br> -Page of Previous Edition: A-1 <br> -Description: <br> Value after reset of the bit 5 (RABD bit) in the CPU Operation Mode <br> Register (CPUOPM) revised <br> Error: Value after reset of the RABD bit is "1" |
| Adds by REV.A | 32-76 |  | Correct: Value after reset of the RABD bit is 0" |
|  |  | FlexRay CC Status Vector Register | Status Vector Register (FRCCSV) corrected <br> Error: Set to B'000100 when leaving HALT state. $\qquad$ Correct: Set to B'000000 when leaving HALT state. |



| Rev. | Page | Part |  | Conte | ents |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Adds by REV.C | 38-38 | Table 38.29 DRI Timing (When Special Mode is On) | Table 38.29 DRI Timing (When Special Mode is On) : Incorrect description corrected. Error: |  |  |  |  |  |
|  |  |  | Item | Symbol M | Min. | Max. | Unit | Figures |
|  |  |  | DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release (when direct reset is selected) | tar | 8 | - | ns | $\begin{aligned} & 38.33 \\ & \text { to } \\ & 38.36 \end{aligned}$ |
|  |  |  | DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release | tbr | 12 | - | ns |  |
|  |  |  | Correct: |  |  |  |  |  |
|  |  |  | Item | Symbol M | Min. | Max. | Unit | Figures <br> 38.33 <br> to <br> 38.36 |
|  |  |  | DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release | tar | 8 | Max. | ns |  |
|  |  |  | DIN2 to DIN4 sampling edge undefined time after DIN1 initialization level release | tbr | 12 | - | ns |  |
| Adds by REV.A | 38-46 | Table 38.35 <br> AUDR Module Timing ( $\mathrm{PVcc}=5.0 \mathrm{~V}$ ) | Table 38.35 AUDR Module Timing (PVcc=5.0V) : Incorrect description corrected. <br> Error: |  |  |  |  |  |
|  |  |  |  | Symbol | Min. | Max. | Unit | Figures |
|  |  |  | AUDRD output delay time before AUDRCLK | td(AUDRCLKHAUDRD) | - | 35 | ns | 38.46 |
|  |  |  | Correct: <br> Item <br> AUDRD output delay <br> time after AUDRCLK |  | Min. |  |  |  |
|  |  |  |  | Symboltd(AUDRCLKH-AUDRD) |  | Max. | Unit | $\begin{array}{\|l\|} \hline \text { Figures } \\ \hline 38.46 \\ \hline \end{array}$ |
|  |  |  |  |  | - - | 35 | ns |  |
| Adds by REV.A | 38-47 | Table 38.36 <br> AUDR Module <br> Timing <br> ( $\mathrm{PVCc}=3.3 \mathrm{~V}$ ) | Table 38.36 AUDR Module Timing (PVcc=3.3V) : Incorrect description corrected. <br> Error: |  |  |  |  |  |
|  |  |  | Item | Symbol | Min. | Max. | Unit | $\begin{aligned} & \hline \text { Figures } \\ & \hline 38.46 \end{aligned}$ |
|  |  |  | AUDRD output delay time before AUDRCLK | td(AUDRCLKHAUDRD) | - | 40 |  |  |
|  |  |  | Correct: |  |  |  |  |  |
|  |  |  | Item | Symbol | Min. | Max. | Unit | $\begin{aligned} & \hline \text { Figures } \\ & \hline 38.46 \end{aligned}$ |
|  |  |  | AUDRD output delay time after AUDRCLK | td(AUDRCLKHAUDRD) | - | 40 | ns |  |

