

#### ISL70003ASEH

Radiation and SEE Hardened 3V to 13.2V, 9A Buck Regulator

The ISL70003ASEH is an improved version of the ISL70003SEH regulator with both tighter load regulation (<0.3% typical) and a higher output current rating of 9A. Operating over an input voltage range of 3.0V to 13.2V with integrated low  $r_{DS(ON)}$  MOSFETs makes this monolithic solution highly efficient. Also, a tightly regulated output voltage is possible, which is externally adjustable from 0.6V to ~90% of the input voltage. Continuous output load current capability is 9A for  $T_J \le +125^{\circ}\text{C}$  and 6A for  $T_J \le +150^{\circ}\text{C}$ .

The ISL70003ASEH uses voltage mode control architecture with feed-forward and switches at a selectable frequency of 500kHz or 300kHz. Loop compensation is externally adjustable to allow for an optimum balance between stability and output dynamic performance.

The device features two logic-level disable inputs that can be used to inhibit pulses on the phase (LXx) pins to maximize efficiency based on the load current. The ISL70003ASEH also supports DDR applications and contains a buffer amplifier for generating the  $V_{REF}$  voltage.

High integration, best-in-class radiation performance and a feature-filled design make the ISL70003ASEH an ideal choice to power many of today's small form-factor applications.

#### **Applications**

- FPGA, CPLD, DSP, CPU core, and I/O supply voltages
- DDR memory supply voltages
- Low-voltage, high-density distributed power systems




Figure 1. Power Distribution Solution for Rad Hard Low Power FPGAs

#### **Features**

- Electrically screened to DLA SMD 5962-14203
- Acceptance tested to 50krad(Si) (LDR) wafer-bywafer
- ±1% reference voltage over line, temperature, and radiation
- Integrated MOSFETs 31mΩ PFET/21mΩ NFET
  - · 95% peak efficiency
- Externally adjustable loop compensation
- Supports DDR applications (V<sub>TT</sub> tracks V<sub>DDO</sub>/2)
  - Buffer amplifier for generating V<sub>REF</sub> voltage
  - · 3A current sinking capability
  - · DDR2, DDR3, and DDR4 compatible
- Grounded lid eliminates charge build up
- IMON pin for output current monitoring
- Adjustable analog soft-start
- Diode emulation for increased efficiency at light loads
- Monotonic start-up into pre-biased load
- Full military temperature range operation
  - $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$
  - $T_J = -55^{\circ}C$  to  $+150^{\circ}C$
- TID Rad Hard Assurance (RHA) testing
  - HDR (50-300rad(Si)/s): 100krad(Si)
  - LDR (0.01rad(Si)/s): 50krad(Si)
- SEE characterization (See SEE report)
  - DSEE LET<sub>TH</sub>: 86.4MeV•cm<sup>2</sup>/mg
  - SET at LET 86.4MeV•cm<sup>2</sup>/mg: <±3% ΔV<sub>OUT</sub>
  - SEFI LET<sub>TH</sub>: 60MeV•cm<sup>2</sup>/mg




Figure 2. Typical Load Regulation,  $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $f_{SW} = 500kHz$ 

# **Contents**

1.	1. Overview						
	1.1 1.2	Functional Block Diagram					
2.	Pin Ir	nformation	. 8				
	2.1 2.2	Pin Assignments					
3.	Spec	ifications	12				
	3.1 3.2 3.3 3.4	Absolute Maximum Ratings	12 13				
4.	Typic	al Performance Curves	16				
5.	Func	tional Description	22				
	5.1	Power Blocks	22				
6.	Initia	lization	23				
	6.1 6.2 6.3 6.4	Enable Power-On Reset Soft-Start Power-Good	24 24				
7.		Monitoring and Protection					
•	7.1	Undervoltage and Overvoltage Monitor					
	7.2	Undervoltage Protection					
	7.3	Overcurrent Protection					
	7.4	Load Regulation					
8.		cation Information					
	8.1	Voltage Feed-Forward					
	8.2 8.3	Switching Frequency Selection					
	8.4	Output Voltage Selection					
	8.5	Setting the Overcurrent Protection Level	29				
	8.6	Disabling the Power Blocks					
	8.7	IMON Current-Sense Output					
	8.8 8.9	Diode Emulation					
	8.10	DDR Configuration					
9.	Opera	ational Envelope	34				
10.	High	Current Protection Clamp	34				
11.	•	ing Current Capability					
12.	Gene	ral Design Guide	35				
	12.1	Output Inductor Selection					
	12.2	Output Capacitor Selection					
	12.3	Input Capacitor Selection					
	12.4	Feedback Compensation	38				



### **ISL70003ASEH Datasheet**

12.5	Modulator Break Frequency Equations	38
12.6	Compensation Break Frequency Equations	39
РСВ	Design	40
13.1	PCB Plane Allocation	40
13.2	PCB Component Placement	40
13.3	LX Connection	40
13.4	Lead Strain Relief	41
13.5	Heatsink Mounting Guidelines	41
13.7	Heatsink Mounting Materials	41
Die a	nd Assembly Characteristics	42
Meta	llization Mask Layout	43
Pack	age Outline Drawing	46
Orde	ring information	47
Revis	sion History	47
	12.6 PCB 13.1 13.2 13.3 13.4 13.5 13.6 13.7 Die a Meta Pack Orde	12.5 Modulator Break Frequency Equations  12.6 Compensation Break Frequency Equations  PCB Design  13.1 PCB Plane Allocation 13.2 PCB Component Placement 13.3 LX Connection 13.4 Lead Strain Relief 13.5 Heatsink Mounting Guidelines 13.6 Heatsink Electrical Potential 13.7 Heatsink Mounting Materials  Die and Assembly Characteristics  Metallization Mask Layout  Package Outline Drawing  Ordering information  Revision History

## 1. Overview

# 1.1 Functional Block Diagram




Figure 3. Block Diagram

# 1.2 Typical Application Schematics




Figure 4. ISL70003ASEH Single Unit Operation




Figure 5. ISL70003ASEH DDR Memory Power Solution





Figure 6. ISL70003ASEH DDR4 Memory Power Solution

## 2. Pin Information

## 2.1 Pin Assignments



*Note*: The ESD triangular mark is indicative of Pin #1 location. It is part of the device marking and is placed on the lid in the quadrant where Pin #1 is located.

## 2.2 Pin Descriptions

Pin Number	Pin Name	ESD Circuit	Description
		The non-inverting input to the internal error amplifier. Connect this pin to the REF pin for typical applications. For DDR memory power applications, connect NI to the BUFOUT pin.	
2 FB 1 compensation network between this pin and between the FB resistor divider and the outp connection to optimize performance.		1	The inverting input to the internal error amplifier. Connect an external Type III compensation network between this pin and the VERR pin. The connection between the FB resistor divider and the output inductor should be a Kelvin connection to optimize performance.
		The output of the internal error amplifier. Connect an external compensation network between this pin and the FB pin.	

Pin Number	Pin Name	ESD Circuit	Description		
4	POR_VIN	1	The power-on reset input to the IC. This is a comparator-type input with a rising threshold of 0.6V and programmable hysteresis. Driving this pin above 0.6V enables the IC. Bypass this pin to AGND with a 10nF ceramic capacitor to mitigate SEE.		
5	VREFA	3	The output of an internal linear regulator and is the bias supply input to the internal analog control circuitry. The output voltage is ~PVIN when PVIN <5V and is 5V when PVIN ≥5V. Do not use this pin for external circuitry. Locally filter this pin to AGND using a 0.47µF ceramic capacitor as close as possible to the IC.		
6	AVDD	5	This pin provides the supply for the internal linear regulator of the ISL70003ASEH. The supply to AVDD should be locally bypassed using a ceramic capacitor. Tie AVDD to the PVINx pins.		
7	AGND	1, 3	The analog ground associated with the internal analog control circuitry. Connect this pin directly to the PCB ground plane.		
8	DGND	2, 4	The ground associated with the internal digital control circuitry. Connect this pin directly to the PCB ground plane.		
9	VREF_OUTS	4	The output of an internal linear regulator and the supply input to the internal reference circuit. The output voltage is ~PVIN when PVIN <5V and is 5V when PVIN ≥5V. Do not use this pin for external circuitry. Locally filter this pin to AGND using a 0.47µF ceramic capacitor as close as possible to the IC.		
10	DVDD	6	This pin provides the supply for the internal linear regulator of the ISL70003ASEH. The supply to DVDD should be locally bypassed using a ceramic capacitor. Tie DVDD to the PVINx pin.		
11	VREFD	4	The output of an internal linear regulator and the bias supply input to the internal digital control circuitry. The output voltage is ~PVIN when PVIN <5V and is 5V when PVIN ≥5V. Do not use this pin for external circuitry. Locally filter this pin to DGND using a 0.47µF ceramic capacitor as close as possible to the IC.		
12	ENABLE	6	This pin is a logic-level enable input. Pulling this pin low powers down the device by placing it into a very low-power Sleep mode.		
13	RT/CT	6	A resistor to VIN and a capacitor to GND provide feed-forward to keep a constant modulator gain of 4.8 as VIN varies.		
14	FSEL	2	The oscillator frequency select input. Tie this pin to VREFD to select a 300kHz nominal oscillator frequency. Tie this pin to the PCB ground to select a 500kHz nominal oscillator frequency.		
15	SYNC	2	The frequency synchronization input to the IC. Tie this pin to GND to free-run from the internal oscillator or connected to an external clock for external frequency synchronization.		
16	SS_CAP	2	The soft-start input. Connect a ceramic capacitor from this pin to the PCB ground plane to set the soft-start output ramp time in accordance with Equation 1: $t_{SS} = C_{SS} \cdot V_{REF}/I_{SS} \qquad \text{(EQ. 1)}$ where: $ \cdot t_{SS} = \text{soft-start output ramp time} $ $ \cdot C_{SS} = \text{soft-start capacitance} $ $ \cdot V_{REF} = \text{reference voltage (0.6V typical)} $ $ \cdot I_{SS} = \text{soft-start charging current (23$\mu$A typical)} $ Soft-start time is adjustable from approximately 2ms to 200ms. The range of the soft-start capacitor should be 82nF to 8.2\$\mu\$F, inclusive.}		
17, 18, 19, 20, 21	GND	2	Connect these pin to the PCB ground plane.		

Pin Number	Pin Name	ESD Circuit	Description
22	PGOOD	6	The power-good output. This pin is an open-drain logic output that is pulled to DGND when the output voltage is outside a ±11% typical regulation window. This pin can be pulled up to any voltage from 0V to 13.2V, independent of the supply voltage. A nominal $1k\Omega$ to $10k\Omega$ pull-up resistor is recommended. Bypass this pin to the PCB ground plane with a $10nF$ ceramic capacitor to mitigate SEE.
23, 28, 32, 37, 38, 43, 44, 49, 53, 58	PVINx	7	The power supply inputs to the corresponding internal power blocks. These pins must be connected to a common power supply rail, which should fall in the range of 3V to 13.2V. Bypass these pins directly to PGNDx with ceramic capacitors located as close as possible to the IC. When sinking current or at a no load condition, the inductor valley current is negative. During any time when the inductor valley current is negative and the ISL70003ASEH is exposed to a heavy ion environment, the absolute maximum PVIN voltage must be ≤13.7V.
29	SEL1	2	A logic-level disable (high) input working in conjunction with SEL2. These pins form a 2-bit logic input that set the number of active power blocks. This allows the ISL70003ASEH current capability to be tailored to the load current level the application requires and achieve the highest possible efficiency.
30	SEL2	2	A logic-level disable input. Pulling this pin high inhibits pulses on the LXx outputs. See description of Pin 29, SEL1, for more information.
31	DE	2	The DE pin enables or disables diode emulation. When it is HIGH, diode emulation is allowed. Otherwise, Continuous Conduction mode is forced.
24, 27, 33, 36, 39, 42, 45, 48, 54, 57	LXx		The switch node connections to the internal power blocks. Connect to the output filter inductor. Internally, these pins are connected to the synchronous MOSFET power switches.
50	HS	N/A	On the R64.C package (heatsink option) this pin is electrically connected to the heatsink on the underside of the package. Connect this pin and/or the heatsink to a thermal plane.
51	IMON	1	IMON is a current source output that is proportional to the sensed current through the regulator. If not used, Renesas recommends tying IMON to VREFA. It is also acceptable to tie IMON to GND through a resistor.
52	SGND	1	This pin is connected to an internal metal trace that serves as a noise shield. Connect this pin to the PCB ground plane.
25, 26, 34, 35, 40, 41, 46, 47, 55, 56	PGNDx	7	The power grounds associated with the corresponding internal power blocks. Connect these pins directly to the PCB ground plane. Connect these pins to the negative terminals of the input and output capacitors as well. The package lid is internally connected to PGNDx.
59	OCSETA	3	The redundant output overcurrent set input. Connect a resistor from this pin to the PCB ground plane to set the output overcurrent threshold.
60	OCSETB	3	The primary output overcurrent set input. Connect a resistor from this pin to the PCB ground plane to set the output overcurrent threshold.
61	BUFIN+	1	The input to the internal unity gain buffer amplifier. For DDR memory power applications, connect the VTT voltage to this pin.
62	BUFIN-	1	The inverting input to the buffer amplifier. For DDR memory power applications, connect BUFOUT to this pin. Bypass this pin to the PCB ground plane with a $0.1\mu F$ ceramic capacitor.
63	BUFOUT	3	The output of the buffer amplifier. In DDR power applications, connect this pin to the reference input of the DDR memory. The buffer needs a minimum of 1.0µF load capacitor for stability.

Pin Number Pin Name ESD Circuit			Description				
64 REF 1		The output of the internal 600mV reference voltage. Bypass this pin to the PCB ground plane with a 220nF ceramic capacitor located as close as possible to the IC. The bypass capacitor is needed to mitigate SEE.					
VREFA PIN # GNDA Circuit 1		VREFD  PIN #  GNDD  Circuit 2	PIN #  7V CLAMP  GNDA  Circuit 3	7V CLAMP GNDD Circuit 4	18V CLAMP GNDA Circuit 5		
18V CLAMP GNDD Circuit 6		PVINX  18V CLAMP PGNDX Circuit 7	PGND  * * * * * * * * * * * * * * * * * *	GNDA GNDD Circuit 9	18V CLAMP GNDA Circuit 10		

# 3. Specifications

## 3.1 Absolute Maximum Ratings

**Caution**: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
LXx, PVINx	PGNDx - 0.3	PGNDx + 16	V
LXx, PVINx <sup>[1]</sup>	PGNDx - 0.3	PGNDx + 14.7	V
LXx, PVINx <sup>[2]</sup>	PGNDx - 0.3	PGNDx + 13.7	V
AVDD - AGND, DVDD - DGND	PVINx	-0.3	V
VREFA	GNDA - 0.3	GNDA + 5.5	V
VREFD, VREF_OUTS	GNDD - 0.3	GNDD + 5.5	V
Signal Pins <sup>[3]</sup>	GNDA - 0.3	VREFA + 0.3	V
Digital Control Pins <sup>[4]</sup>	GNDD - 0.3	VREFD+ 0.3	V
SS_CAP	DGND - 0.3	DGND + 2.5	V
PGOOD	GNDD - 0.3	DVDD	V
RT/CT	GNDD - 0.3	DVDD	V
Sourcing Output DC Current T <sub>J</sub> ≤.+125°C (All Power Blocks)	-	11	А
Sourcing Output DC Current T <sub>J</sub> ≤+150°C (All Power Blocks	-	7	А
Sinking Output DC Current T <sub>J</sub> ≤+125°C (All Power Blocks)	-	-4	А
Maximum Junction Temperature	-	150	°C
Storage Temperature Range	-65	150	°C
Human Body Model (Tested per MIL-STD-883 TM3015.7)	-	2	kV
Machine Model (Tested per JESD22-A115-A)	-	200	V
Charge Device Model (Tested per JESD22-C101D)	-	750	V

- 1. For operation in a heavy ion environment at LET = 86.4MeV•cm<sup>2</sup>/mg at +125°C (T<sub>C</sub>) and sourcing 11A load current.
- 2. For operation in a heavy ion environment at LET = 86.4MeV•cm²/mg at +125°C (T<sub>C</sub>) with any negative inductor current to sinking -4A load current.
- 3. POR\_VIN, FB, NI, VERR, OCSETA, OCSETB, BUFOUT, BUFIN-, BUFIN+, IMON, and REF pins.
- 4. FSEL, EN, SYNC, SEL1, SEL2, and DE pins.

# 3.2 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Ambient Temperature	-55	125	°C
PVINx, AVDD, DVDD	3.3 ±10%	12 ±10%	V
Output DC Current T <sub>J</sub> ≤+125°C (All Power Blocks)	-	≤9	Α
Output DC Current T <sub>J</sub> ≤+150°C (All Power Blocks)	-	≤6	Α

#### 3.3 Thermal Information

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	CQFP Package R64.C	θ <sub>JA</sub> [1]	Junction to ambient	17	°C/W
Thermal Nesistance	CQFF Fackage R04.C	θ <sub>JC</sub> <sup>[2]</sup>	Junction to case	0.7	°C/W

θ<sub>JA</sub> is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features.
 See TB379.

## 3.4 Electrical Specifications

Unless otherwise noted, PVINx = AVDD = DVDD = 3V - 13.2V; GND = AGND = DGND = PGNDx = SGND = 0V; POR\_ $V_{IN}$  = 0.65V; SYNC = LXx = Open Circuit; PGOOD is pulled up to VREFD with a 3k resistor; REF is bypassed to GND with a 220nF capacitor; SS is bypassed to GND with a 100nF capacitor;  $I_{OUT}$  = 0A;  $I_{A}$  =  $I_{J}$  = +25°C. [1] Boldface limits apply across the operating temperature range, -55°C to +125°C; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 to 300rad(Si)/s; or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s.

Parameter	Test Conditions	Min <sup>[2]</sup>	Typ <sup>[3]</sup>	Max <sup>[2]</sup>	Unit
Power Supply					•
	PV <sub>INx</sub> = 13.2V, FSEL = 1 (300kHz)	-	80	125	mA
On anotine Cumuly Cumunt	PV <sub>INx</sub> = 13.2V, FSEL = 0 (500kHz)	-	80	125	mA
Operating Supply Current	PV <sub>INx</sub> = 3.0V, FSEL = 1 (300kHz)	-	30	60	mA
	PV <sub>INx</sub> = 3.0V, FSEL = 0 (500kHz)	-	30	60	mA
	PV <sub>INx</sub> = 13.2V, SEL1 = SEL2 = 5V, FSEL = 1	-	20	30	mA
Standby Supply Current	PV <sub>INx</sub> = 13.2V, SEL1 = SEL2 = 5V, FSEL = 0	-	20	30	mA
Standby Supply Current	PV <sub>INx</sub> = 3.0V, SEL1 = SEL2 = 5V, FSEL = 1	-	10	15	mA
	PV <sub>INX</sub> = 3.0V, SEL1 = SEL2 = 5V, FSEL = 0	-	10	15	mA
Chutdown Cumply Current	PV <sub>INX</sub> = 13.2V, EN = GND	-	1.5	3.0	mA
Shutdown Supply Current	PV <sub>INx</sub> = 3.0V, EN = GND	-	0.4	1.0	mA
Linear Regulators		1	•		
Output Voltage	AVDD, DVDD = 13.2V	4.5	5.0	5.5	V
Current Limit	AVDD, DVDD = 13.2V	50	-	190	mA
Power-On Reset		1			•
POR Pin Input Voltage	-	0.56	0.60	0.64	V
POR Sink Current	-	9.6	12	14.4	μA
Enable		1			•
Enable V <sub>IH</sub> Voltage	-	2	-	-	V
Enable V <sub>IL</sub> Voltage	-	-	-	0.8	V
Enable (EN) Leakage	EN = 4.5V	-	1.0	10	μA
Select Phase		II.	<u>'</u>		·I
SEL 1, 2 V <sub>IH</sub> Voltage	-	2	-	-	V
SEL 1, 2 V <sub>IL</sub> Voltage	-	-	-	0.8	V
SEL 1, 2 Leakage Current	SEL1, 2 = VREFD	-	1.0	10	μA

<sup>2.</sup> For  $\theta_{\text{JC}}$ , the case temperature location is the center of the exposed metal heatsink on the package underside.

Unless otherwise noted, PVINx = AVDD = DVDD = 3V - 13.2V; GND = AGND = DGND = PGNDx = SGND = 0V; POR\_V<sub>IN</sub> = 0.65V; SYNC = LXx = Open Circuit; PGOOD is pulled up to VREFD with a 3k resistor; REF is bypassed to GND with a 220nF capacitor; SS is bypassed to GND with a 100nF capacitor;  $I_{OUT} = 0.4$ ;  $I_{OUT} =$ 

Parameter	Test Conditions	Min <sup>[2]</sup>	Typ <sup>[3]</sup>	Max <sup>[2]</sup>	Unit
PWM Control Logic			l l		
0 71. 5	FSEL = 1	255	300	345	kHz
Switching Frequency	FSEL = 0	425	500	575	kHz
Minimum On-Time <sup>[4]</sup>	SS = GND	-	250	320	ns
Minimum On-Time <sup>[4]</sup>	-	-	160	220	ns
Minimum Off-Time <sup>[4]</sup>	-	-	200	270	ns
Madulatas Cais (V. 70V.)	$R_T = 22k\Omega$ , $C_T = 370pF$ , FSEL = 0	-	5	-	V/V
Modulator Gain (V <sub>IN</sub> /ΔV <sub>OSC</sub> )	$R_T = 36k\Omega$ , $C_T = 370pF$ , FSEL = 1	-	4.8	-	V/V
External Synchronization	FSEL = 1, PV <sub>INx</sub> = 3.0V	255	300	345	kHz
Frequency Range	FSEL = 0, PV <sub>INx</sub> = 3.0V	425	500	575	kHz
SYNC V <sub>IH</sub> Voltage	-	2	-	-	V
SYNC V <sub>IL</sub> Voltage	-	-	-	0.8	V
Synchronization Input Leakage Current	SYNC = VREFD	-	1.0	4	μА
Soft-Start					
Soft-Start Source Current	SS = GND	20	23	27	μA
Soft-Start Discharge ON- Resistance	-	-	3.0	6.0	Ω
Soft-Start Discharge Time <sup>[4]</sup>	-	-	256	-	Clock Cycles
Reference Voltage			l l		
Reference Voltage Tolerance	V <sub>REF</sub> including Error Amplifier V <sub>IO</sub>	0.594	0.600	0.606	V
Load Regulation			I I		
Output Voltage Tolerance Over Output Current Range <sup>[4][5]</sup>	PVIN = 3V - 13.2V, to 9A	-0.45	-0.05	0.25	%
Error Amplifier		•			•
DC Gain <sup>[4]</sup>	-	-	80	-	dB
Gain-Bandwidth Product <sup>[4]</sup>	-	-	7	-	MHz
Maximum Output Voltage	V <sub>IN</sub> = 5.5V	3.5	4.2	-	V
Slew Rate <sup>[4]</sup>	-	-	8.5	-	V/µs
Feedback (FB) Input Leakage Current	V <sub>FB</sub> = 0.6V, PV <sub>INx</sub> = 13.2V	-	-	250	nA
Offset Voltage (V <sub>IO</sub> )	-	-3	0	3	mV
Power Blocks	-	<u>I</u>	<u>ı                                      </u>		1
CQFP Individual Upper FET	PV <sub>INx</sub> = 3.0V, PVIN to LX	170	420	700	mΩ
r <sub>DS(ON)</sub>	PV <sub>INx</sub> = 5.5V, PVIN to LX	120	310	600	mΩ

Unless otherwise noted, PVINx = AVDD = DVDD = 3V - 13.2V; GND = AGND = DGND = PGNDx = SGND = 0V; POR\_ $V_{IN}$  = 0.65V; SYNC = LXx = Open Circuit; PGOOD is pulled up to VREFD with a 3k resistor; REF is bypassed to GND with a 220nF capacitor; SS is bypassed to GND with a 100nF capacitor;  $I_{OUT}$  = 0A;  $I_{A}$  =  $I_{J}$  =  $+25^{\circ}C$ . [1] Boldface limits apply across the operating temperature range,  $-55^{\circ}C$  to  $+125^{\circ}C$ ; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 to 300rad(Si)/s; or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of 100krad(Si)/s. (Cont.)

Parameter	Test Conditions	Min <sup>[2]</sup>	Typ <sup>[3]</sup>	Max <sup>[2]</sup>	Unit
CQFP Individual Lower FET	PV <sub>INx</sub> = 3.0V, LX to GND	90	240	455	mΩ
r <sub>DS(ON)</sub>	PV <sub>INx</sub> = 5.5V, LX to GND	60	210	425	mΩ
	EN = LXx = GND, single LXx output	-	1	3	μA
LXx Output Leakage	EN = GND, LXx = PV <sub>INx</sub> , Single LXx output	-	1	3	μA
Dead Time <sup>[4]</sup>	Within a single power block or between power blocks	4	-	-	ns
Power-Good Signal			'		•
Rising Threshold	V <sub>FB</sub> as a % of V <sub>REF</sub>	107	111	115	%
Rising Hysteresis	V <sub>FB</sub> as a % of V <sub>REF</sub>	2	3.5	5	%
Falling Threshold	V <sub>FB</sub> as a % of V <sub>REF</sub>	85	89	93	%
Falling Hysteresis	V <sub>FB</sub> as a % of V <sub>REF</sub>	2	3.5	5	%
Power-Good Drive	PV <sub>IN</sub> = 3V, PGOOD = 0.4V, EN = GND	7.2	-	-	mA
Power-Good Leakage	PV <sub>IN</sub> = PGOOD = 13.2V	-	-	1	μA
Protection Features					
Undervoltage Protection					
Undervoltage Trip Threshold	V <sub>FB</sub> as a % of V <sub>REF</sub> , test mode	71	75	79	%
Undervoltage Recovery Threshold	V <sub>FB</sub> as a % of V <sub>REF</sub> , test mode	86	90	94	%
Overcurrent Protection					
Overcurrent Accuracy	ROCSETA, B = $6k\Omega$ (IOC = $0.6A/LX$ ) V <sub>IN</sub> = $12V$	0.43	0.60	0.77	A/LX
Buffer Amplifier					
Gain-Bandwidth Product <sup>[4]</sup>	$C_L = 1\mu F$ , $I_{SOURCE} = 1mA$ , $A_V = 1$ , $V_{OUT} = 1.25V$	-	200	-	kHz
Source Current Capability	-	-	-	20	mA
Sink Current Capability	-	250	400	-	μA
Offset Voltage	-	-4	0	4	mV
IMON Current Monitor	,		1		1
IMON Sense Time	-	145	225	300	ns
IMON Output Current Gain	I <sub>LOAD</sub> = 1A/power stage, LXx off time >300ns	-	100	-	μA/A
IMON Gain Accuracy	I <sub>LOAD</sub> = 1A/power stage, LXx off time >300ns	-14	-	14	μA

- 1. For operation in a heavy ion environment at LET =  $86.4 \text{MeV-cm}^2/\text{mg}$  at  $+125 ^{\circ}\text{C}$  (T<sub>C</sub>) and sourcing 11A load current.
- 2. Parameters with MIN and/or MAX limits are 100% tested at -55°C, +25°C and +125°C, unless otherwise specified.
- 3. Typical values shown are not guaranteed.
- 4. Limits established by characterization or analysis and are not production tested.
- 5. The 0A to 9A output current range may be reduced by minimum LXx on-time and minimum LXx off-time specifications.



# 4. Typical Performance Curves




Figure 7. Efficiency vs Load, V<sub>IN</sub> = 12V, 300kHz




Figure 8. Efficiency vs Load,  $V_{IN}$  = 12V, 500kHz




Figure 9. Efficiency vs Load,  $V_{IN}$  = 8V, 300kHz




Figure 10. Efficiency vs Load,  $V_{IN}$  = 8V, 500kHz




Figure 11. Efficiency vs Load,  $V_{IN}$  = 5V, 300kHz





Figure 12. Efficiency vs Load,  $V_{IN}$  = 5V, 500kHz



95 90 85 **EFFICIENCY (%)** 80 75 0.9V<sub>OUT</sub> 70 1.2V<sub>OUT</sub> 1.5V<sub>OU1</sub> 65 2.5V<sub>OUT</sub> 1.8V<sub>OUT</sub> 60 55 50 <mark>|</mark>| LOAD CURRENT (A)

Figure 13. Efficiency vs Load, V<sub>IN</sub> = 3.3V, 300kHz

Figure 14. Efficiency vs Load, V<sub>IN</sub> = 3.3V, 500kHz




Figure 15. Efficiency vs Load,  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, 300kHz




Figure 16. Efficiency vs Load,  $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, 500kHz




Figure 17. Efficiency vs Load,  $V_{IN}$  = 5V,  $V_{OUT}$  = 3.3V, 500kHz




Figure 18. Efficiency vs Load,  $V_{IN} = 5V$ ,  $V_{OUT} = 2.5V$ , 500kHz






Figure 19. Efficiency vs Load,  $V_{IN}$  = 3.3V,  $V_{OUT}$  = 2.5V, 300kHz

Figure 20. Efficiency vs Load,  $V_{IN}$  = 3.3V,  $V_{OUT}$  = 1.2V, 500kHz








Figure 22. Power Loss,  $V_{IN}$  = 12V, 500kHz




Figure 23. Power Loss,  $V_{IN}$  = 3.3V, 300kHz





Figure 24. Power Loss,  $V_{IN}$  = 3.3V, 500kHz




0.00
-0.05
-0.10
-0.15
-0.15
-0.25
-0.30
0 1 2 3 4 5 6 7 8 9

OUTPUT CURRENT (A)

Figure 25. Load Regulation vs V<sub>OUT</sub>, PVIN = 12V

Figure 26. Load Regulation vs PVIN, V<sub>OUT</sub> = 1.0V







Figure 27. Load Regulation vs Switching Frequency

Figure 28. Line Regulation,  $V_{OUT} = 1.0V$ , LOAD = 3A







Figure 29. Reference Voltage vs Temperature

Figure 30. Reference Voltage vs V<sub>IN</sub>







Figure 31. Switching Frequency vs Temperature

Figure 32. Modulator Gain vs V<sub>IN</sub>








Figure 34. Monotonic Soft-Start with 6A Load, CCM




Figure 35. Monotonic Soft-Start with 1.5V Pre-Biased Load




Figure 36. Monotonic Soft-Start with No Load, DEM




Figure 37. STEADY STATE OPERATION NO LOAD, CCM

Figure 38. STEADY STATE OPERATION 6A LOAD, CCM




Figure 39. DIODE EMULATION OPERATION,  $V_{OUT} = 1.2V$ , 125mA LOAD

Figure 40. 6A LOAD TRANSIENT RESPONSE, DIODE EMULATION




Figure 41. 3A LOAD TRANSIENT RESPONSE

Figure 42. 6A LOAD TRANSIENT RESPONSE




Figure 43. OVERCURRENT RESPONSE


Figure 44. HICCUP RESPONSE IN OCP

# 5. Functional Description

The ISL70003ASEH is a monolithic synchronous buck regulator IC with integrated power MOSFETs. The device uses voltage-mode control with feed-forward and switches at a nominal frequency of 500kHz or 300kHz. It is fabricated on a 0.6µm BiCMOS junction isolated process optimized for power management applications. With this device and a handful of external components, a complete synchronous buck DC/DC converter can be readily implemented. The converter accepts an input voltage ranging from 3V to 13.2V and provides both a tightly regulated output voltage ranging from 0.6V to ~90% of the input voltage and output currents ranging from 0A to 9A. Typical applications include Point-Of-Load (POL) regulation for FPGAs, CPLDs, DSPs, DDR memory, and microprocessors.

#### 5.1 Power Blocks

The power output stage of the regulator consists of ten power blocks that are paralleled to provide full 9A output current capability at  $T_J$  = +125°C. The block diagram in Figure 45 shows a top level view of the individual power blocks.



Note: Shaded blocks indicate pilot current and current sensors.

Figure 45. Power Block Diagram

The SEL1 and SEL2 pins allow users to disable power blocks to reduce switching losses in light-load applications. Depending on the state of these pins the ISL70003ASEH can operate with 2, 4, or 10 active power blocks and also be placed in sleep mode.

Each power block has a power supply input pin, PVINx, a phase output pin, LXx, and a power supply ground pin, PGNDx. All PVINx pins must be connected to a common power supply rail and all PGNDx pins must be connected to a common ground. The LXx pins should be connected to the output inductor based on the required load current and the state of the SEL1, SEL2 pins, but the LX5 and LX6 pins must be included. The unused LXx pins should be left unconnected.

Scaled pilot devices associated with Power Blocks 5 and 6 provide current feedback for overcurrent detection and the IMON current monitor feature. Power Blocks 5 and 6 must be connected to the output inductor at all times for proper operation.

#### 6. Initialization

The ISL70003ASEH initializes based on the state of the EN input and POR input. Successful initialization prompts a soft-start interval and the regulator begins slowly ramping the output voltage. When the commanded output voltage is within the proper window of operation, the power-good signal changes state from low to high indicating proper regulator operation.

#### 6.1 Enable

The EN pin accepts TTL/CMOS logic input as described in the "Electrical Specifications" table on Electrical Specifications. When the voltage on the EN pin exceeds its logic rising threshold, the controller monitors the POR voltage before initiating the soft-start function for the PWM regulator. When EN is pulled low, the device enters shutdown mode, and the supply current drops to a typical value of 1.5mA. All internal power devices are held in a high impedance state while in Shutdown mode. Due to the internal 5V clamp, the EN pin should be driven no higher than 5V or excessive leakage current may be seen on the pin. In standalone applications, the EN pin can be tied to an input voltage >5V through a  $50k\Omega$  resistor to minimize the current into the EN pin. The current should not be allowed to exceed  $160\mu$ A at any operating voltage.




Figure 46. Enable to V<sub>IN</sub> for >5.0V Input Voltage

#### 6.2 Power-On Reset

After the EN input requirements are met, the ISL70003ASEH remains in shutdown until the voltage at the POR pin rises above its threshold. The POR circuitry prevents the controller from attempting to soft-start before sufficient bias is present at the PVINx pins.

As shown in Figure 47, the POR circuit features a comparator type input. The POR circuit allows the level of the input voltage to precisely gate the turn-on/turn-off of the regulator. An internal  $I_{POR}$  current sink with a typical value of  $12\mu A$  is only active when the voltage on the POR pin is below the enable threshold so that it can pull the POR pin low. As  $V_{IN}$  rises, the POR enable level is set by the resistor divider ( $R_1$  and  $R_2$ ) from  $V_{IN}$  and the internal sink current source,  $I_{POR}$ .




Figure 47. POR Circuit

Equation 2 defines the relationship between the resistor divider, sink current, and POR rising level (V<sub>PORR</sub>).

**(EQ. 2)** 
$$V_{PORR} = V_{R} \cdot \left[ 1 + \frac{R_{1}}{R_{2}} \right] + I_{POR} \cdot R_{1}$$

When the voltage at the POR pin reaches the enable threshold, the I<sub>POR</sub> current sink turns off.

With the part enabled and the  $I_{POR}$  current sink off, the falling level ( $V_{PORF}$ ) is set by the resistor divider network and is defined by Equation 3.

**(EQ. 3)** 
$$V_{PORF} = V_R \cdot \left[ 1 + \frac{R_1}{R_2} \right]$$

The difference between the POR rising and falling levels provides adjustable hysteresis so that noise on V<sub>IN</sub> does not interfere with the enabling or disabling of the regulator.

#### 6.3 Soft-Start

The ISL70003ASEH soft-start function uses an internal current source and an external capacitor to reduce stresses and surge current during start-up.

When the POR and enable circuits are satisfied, the regulator waits 32 clock cycles and then initiates a soft-start. Figure 48 shows that the soft-start circuit clamps the error amplifier reference voltage to the voltage on an external soft-start capacitor connected to the SS pin. The soft-start capacitor is charged by an internal I<sub>SS</sub> current source.

As the soft-start capacitor is charged, the output voltage slowly ramps to the set point determined by the reference voltage and the feedback network. When the voltage on the SS pin is equal to the internal reference voltage, the soft-start interval is complete. Following the soft-start interval is a delay to power good being signaled. The soft-start output ramp interval is defined in Equation 4 and is adjustable from approximately 2ms to 200ms. The value of the soft-start capacitor, C<sub>SS</sub>, should range from 82nF to 8.2µF, inclusive. The peak inrush current can be computed from Equation 5. Select a soft-start interval that is long enough to ensure that the peak inrush current plus the peak output load current does not exceed the overcurrent trip level of the regulator.

(EQ. 4) 
$$t_{SS} = C_{SS} \cdot \frac{V_{REF}}{I_{SS}}$$

(EQ. 5) 
$$I_{INRUSH} = C_{OUT} \cdot \frac{V_{OUT}}{t_{SS}}$$

The soft-start capacitor is immediately discharged by a  $3.0\Omega$  resistor whenever POR conditions are not met or EN is pulled low. The soft-start discharge time is equal to 256 clock cycles.




Figure 48. Soft-Start Circuit

#### 6.4 Power-Good

A power-good indicator is the final step of initialization. After a successful soft-start, the PGOOD pin releases and the voltage rises with an external pull-up resistor. The power-good signal transitions low immediately when the EN pin is pulled low.

The PGOOD pin is an open-drain, logic output and can be pulled up to any voltage from 0V to 13.2V. The pull-up resistor should have a nominal value from  $1k\Omega$  to  $10k\Omega$ . To mitigate SEE, bypass the PGOOD pin to DGND with a 10nF ceramic capacitor.

# 7. Fault Monitoring and Protection

The ISL70003ASEH actively monitors the output voltage and current to detect fault conditions. Fault conditions trigger protective measures to prevent damage to the regulator and the external load device. One common powergood indication signal is provided for linking to external system monitors. The schematic in Figure 49 outlines the interaction between the fault monitors and the power-good signal.

## 7.1 Undervoltage and Overvoltage Monitor

The power-good pin (PGOOD) is an open-drain, logic output which indicates that the converter is operating properly and the output voltage is within a set window. The Undervoltage (UV) and Overvoltage (OV) comparators create the output voltage window. The power-good circuitry monitors the FB pin and compares it to the rising and falling thresholds shown in Power-Good Signal. If the feedback voltage exceeds the typical rising limit of 111% of the reference voltage, the PGOOD pin pulls low. The PGOOD pin continues to pull low until the feedback voltage falls to a typical of 107.5% of the reference voltage. If the feedback voltage drops below a typical of 89% of the reference voltage, the PGOOD pin pulls low. The PGOOD pin continues to pull low until the feedback voltage rises to a typical 92.5% of the reference voltage. The PGOOD pin then releases and signals the return of the output voltage within the power-good window.




Figure 49. Power-Good and OC Protection

## 7.2 Undervoltage Protection

A hysteretic comparator monitors the FB pin of the regulator. The feedback voltage is compared to an undervoltage threshold that is a fixed percentage of the reference voltage, typically 75%. When the comparator trips, indicating a valid undervoltage condition, an undervoltage counter increments. The counter is reset if the feedback voltage rises back both above the undervoltage threshold plus a specified amount of hysteresis outlined in Rising Hysteresis. If there are four consecutive undervoltage detections, the counter will overflow and the undervoltage protection logic shuts down the regulator pulling PGOOD low.

After the regulator shuts down, it enters a delay interval, approximately equivalent to 512 clock cycles plus one soft-start interval, allowing the device to cool. The undervoltage counter is reset entering the delay interval. The protection logic initiates a normal soft-start when the delay interval ends. If the output successfully soft starts, the power-good signal goes high and normal operation continues. If undervoltage conditions continue to exist during the soft-start interval, the undervoltage counter must overflow before the regulator shuts down again. This Hiccup mode continues indefinitely until the output soft starts successfully.

#### 7.3 Overcurrent Protection

A pilot device integrated into the PMOS transistor of Power Blocks 5 and 6 sample the current each cycle. This current feedback is scaled and compared to an overcurrent threshold based on the resistor value tied from pins OCSETA and OCSETB to AGND.

Upon detection of an overcurrent condition, the upper MOSFET is immediately turned off and is not turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1. If, on the subsequent cycle, another overcurrent condition is detected, the OC fault counter increments. However, if the sampled current falls below the threshold, the counter is reset. If there are four

sequential OC fault detections, the counter overflows and the regulator is shut down under an overcurrent fault condition, pulling PGOOD low.

After the regulator shuts down, it enters a delay interval, allowing the device to cool. The delay interval is approximately equal to 512 clock cycles plus one soft-start interval. The overcurrent counter is reset entering the delay interval. The protection logic initiates a normal soft-start when the delay interval ends. If the output successfully soft starts, the power-good signal goes high and normal operation continues. If overcurrent conditions continue to exist during the soft-start interval, the overcurrent counter must overflow before the regulator shutdowns the output again. This Hiccup mode continues indefinitely until the output soft starts successfully (see Figure 50).




Figure 50. Overcurrent Behavior in Hiccup Mode

### 7.4 Load Regulation

The ISL70003ASEH is a metal-only revision of the ISL70003SEH specifically designed to improve load regulation across the wider 9A output current rating. Although the load regulation is now improved by an order of magnitude, there are performance generalities to be aware of: higher temperature, lower PVIN, and higher VOUT/PVIN ratio all yield tighter load regulation performance. The switching frequency has no deterministic effect, producing differences one order of magnitude less than the other condition considerations. Figure 2 and Figure 25 through Figure 28 illustrate performance trends for a sampling of these conditions.

# 8. Application Information

## 8.1 Voltage Feed-Forward

Feed-forward is used to maintain a constant modulator gain and achieve optimum loop response over a wide input voltage range. A resistor from PVINx to RT/CT and a capacitor from RT/CT to PGNDx are used to adjust the amplitude of the sawtooth ramp proportional to the input voltage. The capacitor value must be chosen so that it is large enough for mitigation of single-event transients, but low enough for the internal MOSFET device to pull the pin to ground. The following table gives the recommended values for  $R_T$  and  $C_T$  for a given switching frequency. These values achieve a constant modulator gain across the complete input voltage range.

FSEL State	f <sub>SW</sub> (kHz)	R <sub>T</sub> (kΩ)	C <sub>T</sub> (pF)	Modulator Gain (Typ)
0	500	22	370	5
1	300	36	370	4.8

### 8.2 Switching Frequency Selection

Several variables to consider when choosing the switching frequency are:

- A high switching frequency increases the switching losses, but may lead to a decrease in output filter size.
- A lower switching frequency may increase efficiency, but may lead to more output voltage ripple and increased output filter size.

On the ISL70003ASEH, the internal switching frequency is determined by the state of the FSEL pin. This pin is to be tied either high to VREFD for 300kHz or low to GND for 500kHz switching frequency.

## 8.3 Synchronization

The ISL70003ASEH can be synchronized to an external clock with a frequency range of 500kHz ±15% or 300kHz ±15%, depending on the state of the FSEL pin.

The SYNC pin accepts the external clock signal and the regulator is synchronized in phase with the external clock. During start-up, the regulator uses its internal oscillator to regulate the output voltage. When soft-start is complete and PGOOD is released, the regulator synchronizes to the external clock signal. This feature allows the ISL70003ASEH regulator to be the power source to the external components that are providing the external clock without the requirement that a signal must be present at the SYNC pin before start-up.

## 8.4 Output Voltage Selection

The output voltage of the regulator can be programmed through an external resistor divider that is used to scale the output voltage relative to the reference voltage. The reference voltage and the noninverting input to the error amplifier are not internally connected; therefore, for standalone applications the REF pin must be tied to the NI pin (see Figure 51). To mitigate SEE, bypass the REF pin to AGND with a 220nF ceramic capacitor. Note that no current (sourcing or sinking) is available from the REF pin.




Figure 51. Output Voltage Selection

The output voltage programming resistor,  $R_4$ , depends on the value chosen for the feedback resistor,  $R_1$ , and the desired output voltage of the regulator. The value for the feedback resistor is typically between  $5k\Omega$  and  $25k\Omega$ .

If the output voltage desired is 0.6V,  $R_4$  is left unpopulated.

(EQ. 6) 
$$R_4 = \frac{R_1 \times 0.6V}{V_{OUT} - 0.6V}$$

## 8.5 Setting the Overcurrent Protection Level

The ISL70003ASEH features dual redundancy in the overcurrent detection circuitry, which helps avoid false overcurrent triggering due to single event effects. Two external resistors from pins OCSETA and OCSETB to AGND set the level of the Overcurrent Protection (OCP) trip point. The OCP circuit senses the peak current across a pilot device, not the average current so it is important to determine the overcurrent trip point ( $I_{OCP}$ ) greater than the maximum output continuous current ( $I_{MAX}$ ), plus half the maximum inductor ripple current ( $\Delta I$ ).

Use Equation 7 to determine the peak-to-peak inductor ripple current:

(EQ. 7) 
$$\Delta I = \frac{V_{IN} - V_{OUT}}{f_{SW} \times L} \times D$$

where f<sub>SW</sub> is the switching frequency, L is the output inductor value, and D is duty cycle. When an I<sub>OCP</sub> value is chosen that satisfies Equation 8:

(EQ. 8) 
$$I_{OCP} \ge I_{MAX} + \frac{\Delta I}{2}$$

Use Equation 9 to determine the value of R<sub>OCSETA</sub> and R<sub>OCSETB</sub> with all 10 power blocks active.

(EQ. 9) 
$$R_{OCSET(A, B)} = \frac{36024}{I_{OCP}}$$

The minimum value for  $R_{OCSET(A,B)}$  is 2.87k $\Omega$ , which is equivalent to a 12.5A  $I_{OCP}$  level.

## 8.6 Disabling the Power Blocks

The ISL70003ASEH offers two TTL/CMOS compatible power block select pins, SEL1 and SEL2, which form a 2-bit logic input that are used to turn off the internal power blocks. Depending on the state of the SEL1 and SEL2 pins, the ISL70003ASEH can operate with 2, 4, or 10 power blocks on or have all the outputs in a tri-state mode. This allows the designer to reduce switching losses in low current applications, where all power blocks are not needed to supply the load current. Table 1 compares the logic state of SEL1 and SEL2 with the current capability of the regulator and the number of active LXx pins.

SEL2 State	SEL1 State	Active LXx Pins	Load Capability (T <sub>J</sub> = +125°C)
0	0	All	9A
0	1	5, 6, 7, 8	3.6A
1	0	5, 6	1.8A
1	1	None	N/A

**Table 1. Logic State Comparison** 

With both SEL pins in a logic high state, the ISL70003ASEH is in a low power Sleep mode in which all outputs are tri-stated. When the logic activates the power blocks, the regulator ramps the output voltage to its set value within a soft-start interval, however, the device no longer goes through the preinitialization phase.

Transitions between the number of active LXx pins through the use of SEL1 and SEL2 should not be done while the part is operating. On-the-fly transitions cause glitches on the output voltage which may exceed transient requirements. Renesas recommends placing the ISL70003ASEH in Standby mode, by pulling SEL1 and SEL2 HIGH, then change the number of active LXx pins.



The overcurrent trip point scales depending on the number of active power blocks. Use Equation 10 to determine the value of R<sub>OCSETA</sub> and R<sub>OCSETB</sub> when less than 10 power blocks are active, where N is the number of active power block phases.

(EQ. 10) 
$$R_{OCSET(A, B)} = \frac{3602.4 \times N}{I_{OCP}}$$

## 8.7 IMON Current-Sense Output

The ISL70003ASEH provides a current monitor function through IMON. Current monitoring informs designers if downstream loads are operating as expected. It is also useful in the prototype and debug phase of the design and during normal operation to measure the overall performance of a system. The IMON pin outputs a high speed analog current source that is proportional to the sensed peak current through the ISL70003ASEH. In typical applications, a resistor  $R_{IMON}$  is connected to the IMON pin to convert the sensed current to voltage,  $V_{IMON}$ , which is proportional to the peak current as shown in Equation 11, where  $V_{IMON}$  is the voltage at the IMON pin,  $R_{IMON}$  is the resistor between the IMON pin and AGND,  $I_{SAMPLE}$  is the current through the converter at the time IMON samples the current, and N is the number of active power blocks.

(EQ. 11) 
$$V_{\text{IMON}} = 100 \times 10^{-6} \cdot \frac{\text{ISAMPLE} \times \text{R}_{\text{IMON}}}{\text{N}}$$

Use Equation 12 to calculate  $I_{SAMPLE}$ , where  $t_{SAMPLE}$  is the time it takes the IMON circuitry to sample the current (300ns, max.),  $I_{LOAD}$  is the load current, and  $\Delta I$  is the inductor peak-to-peak ripple current as calculated in Equation 7.

(EQ. 12) 
$$I_{SAMPLE} = I_{LOAD} + \frac{\Delta I}{2} - \left(\Delta I \cdot \frac{t_{SAMPLE} \times f_{SW}}{(1 - D)}\right)$$

Place a small capacitor between the IMON pin and AGND to reduce the noise impact and mitigate single event transients. If this pin is not used, it is best connected to VREFA. It is also acceptable to tie to GND through a resistor.

Figure 52 and Figure 53 show the response of the IMON current monitor due to a load step with a  $R_{IMON}$  = 10k $\Omega$  and 100pF ceramic capacitor in parallel.




Figure 52. IMON Response to 6A Load Step

Figure 53. IMON Response to 6A Load Release

Although the IMON output reflects the peak current sensed, it can be also used to approximate the DC output current with a more accurate approximation at higher current levels and lower PVIN voltage. Figure 54 shows a graph normalized to  $100\mu$ A of IMON current to 1A of output current across a  $10k\Omega$  resistor.




Figure 54. IMON TO DC I<sub>OUT</sub>

*Important*: If the on-time of the lower NMOS FET is shorter than the IMON current-sense time (300ns max), the IMON output is tri-stated after four consecutive failed sense occurrences.

#### 8.8 Diode Emulation

Diode Emulation (DE) allows for higher converter efficiency under light-load situations. In DE mode, the low-side MOSFET conducts when the current is flowing from source-to-drain and does not allow reverse current, emulating a diode. As shown in Figure 55, when the LGATE signal is HIGH, the low-side MOSFET carries current, creating negative voltage on the phase node due to the voltage drop across the ON-resistance. When the DE pin is pulled HIGH, the ISL70003ASEH is in DE mode and detect the zero current crossing of the inductor current, and turn off the lower MOSFET to prevent the inductor current from reversing direction and creating unnecessary power loss. This ensures that Discontinuous Conduction Mode (DCM) is achieved. Because diode emulation prevents the low-side MOSFET from sinking current, no negative spike at the output is generated during prebiased startup when DE mode is active.




Figure 55. Diode Emulation

After a significantly fast load-release transient, diode emulation does not allow the converter to bring the output voltage back down following the hump created by the inductor energy dump into the output capacitor bank. The ISL70003ASEH overcomes this issue by monitoring the output of the error amplifier and allowing the low-side MOSFET to turn on and sink the necessary current needed to properly regulate the output voltage. The same mechanism allows the converter to properly regulate the output voltage when starting into a prebiased condition in which the prebias level is greater than the desired output voltage.

The DE pin is not intended to actively change states while the regulator is operating. If any part of the inductor current is below zero and the DE pin changes state, there is a glitch on the output voltage. However, if the state of the DE pin changes state when the inductor current is positive, no change in the operation of the regulator is seen.

## 8.9 DDR Application

High throughput Double Data Rate (DDR) memory ICs are replacing traditional memory ICs in space applications. A novel feature associated with this type of memory is the referencing and data bus termination techniques. These techniques employ a reference voltage,  $V_{REF}$ , that tracks the center point of  $V_{DDQ}$  and  $V_{SS}$  voltages, and an additional  $V_{TT}$  power source where all terminating resistors are connected. Despite the additional power source, the overall memory power consumption is reduced compared to traditional termination.

The added power source has a cluster of requirements that should be observed and considered. Due to the reduced differential thresholds of DDR memory, the termination power supply voltage, V<sub>TT</sub>, closely tracks V<sub>DDQ</sub>/2 voltage.

Another very important feature of the termination power supply is the capability to operate at equal efficiency in sourcing and sinking modes. The V<sub>TT</sub> supply regulates the output voltage with the same degree of precision when current is flowing from the supply to the load, and when the current is diverted back from the load into the power supply.

The ISL70003ASEH regulator possesses several important enhancements that allow reconfiguration for DDR memory applications. Two ISL70003ASEH ICs provide all three voltages required in a DDR memory compliant system.

## 8.10 DDR Configuration

In the DDR application presented in Figure 56, an independent architecture is implemented to generate the voltages needed for DDR memory applications. Consequently, both  $V_{DDQ}$  and  $V_{TT}$  are derived independently from the main power source. The first regulator supplies the  $V_{DDQ}$  voltage. The output voltage is set by external dividers  $R_{T1}$  and  $R_{B1}$ .

The second regulator generates the  $V_{TT}$  rail typically =  $V_{DDQ}/2$ . Using an identical resistor divider from the output of the  $V_{DDQ}$  output to the non-inverting input pin of the  $V_{TT}$  regulator's error amplifier (NI),  $R_{T1}$  and  $R_{B1}$  provides the tracking function for the  $V_{TT}$  voltage.  $R_{T2}$  and  $R_{B2}$  are used to set the  $V_{TT}$  output voltage to  $V_{DDQ}/2$ .




Figure 56. Simplified DDR Application Schematic

The  $V_{REF}$  voltage is generated by connecting the non-inverting input of the buffer amplifier to the same divided  $V_{DDQ}$  that supplies the  $V_{TT}$  regulator's reference voltage. The output of the buffer is tied back to the inverting input through a  $R_{T2}$  and  $R_{B2}$  divider. The buffer output voltage serves as a  $V_{DDQ}/2$  reference ( $V_{REF}$ ) for the DDR memory devices. Sourcing capability of the buffer amplifier is 10mA typical (20mA max) and needs a minimum of 1µF load capacitance for stability.

Diode Emulation mode of operation must be disabled on the  $V_{TT}$  regulator to allow sinking capability. In the event both channels are enabled simultaneously, the soft-start capacitor on the  $V_{DDQ}$  regulator should be two to three times larger than the soft-start capacitor on the  $V_{TT}$  regulator. This allows the  $V_{DDQ}$  regulator voltage to be the lowest input into the error amplifier of the  $V_{TT}$  regulator and dominate the soft-start ramp. However, if the  $V_{TT}$  regulator is enabled later than the  $V_{DDQ}$ , the soft-start capacitor can be any value based on design goals.

Each regulator has its own fault protections and must be individually configured. All the sink current on the  $V_{TT}$  regulator is provided by the  $V_{DDQ}$  rail. The over current protection on the  $V_{DDQ}$  rail limits the amount of current that the  $V_{TT}$  rail will sink.

When sinking current or at a no-load condition, the inductor valley current is negative, see Figure 37. During any time when the inductor valley current is negative and the ISL70003ASEH is exposed to a heavy ion environment, the absolute maximum PVIN voltage must be ≤13.7V.

SEL1 and SEL2 can be tied together and used to place the  $V_{TT}$  regulator in Sleep mode, common to DDR applications. The outputs are tri-stated, however, the buffer amplifier is still active and the  $V_{REF}$  voltage is present even if the  $V_{TT}$  is in Sleep mode. When SEL1 and SEL2 are asserted low, the  $V_{TT}$  regulator ramps up the voltage. The ramp is controlled and timing is based on soft-start capacitor value.

Refer to Figure 5 for complete DDR power solution typical application circuit schematic.

As a V<sub>DDQ</sub> regulator, set the ISL70003A output voltage to the voltage recommended by your memory vendor. Generally, it is:

- DDR V<sub>DDQ</sub> = 2.5V
- DDR2 V<sub>DDQ</sub> = 1.8V
- DDR3 V<sub>DDO</sub> = 1.5V
- DDR4 V<sub>DDQ</sub> = 1.2V

 $V_{TT}$  should be equal to half of  $V_{DDQ}$ . As a  $V_{TT}$  regulator, the ISL70003A NI pin should be supplied by a resistor divider from the  $V_{DDQ}$  power supply. Those resistors should divide  $V_{DDQ}$  down to a nominal 0.6V NI voltage. For example, DDR3 would require dividing a 1.5V  $V_{DDQ}$  down to 0.6V at the NI pin.  $R_{T1}$  = 15k $\Omega$  and  $R_{B1}$  = 10k $\Omega$  can do this easily. The  $V_{TT}$  feedback divider should now divide the nominal  $V_{TT}$  voltage to 0.6V at the FB pin. For DDR3,  $V_{TT}$  = 0.75V. For  $R_{T2}$  = 15k $\Omega$ ,  $R_{B2}$  should equal 60k $\Omega$ .

DDR4 is a special case because  $V_{DDQ}$  should equal 1.2V while the  $V_{TT}$  and  $V_{REF}$  outputs should both equal to 0.6V, which matches the ISL70003A  $V_{REF}$ .  $R_{T1} = R_{B1}$  to set  $V_{DDQ} = 1.2$ V.  $R_{B2}$  should not be used and can be left as an open-circuit.  $R_{T2}$  is necessary to set the feedback compensation, and it is usually convenient to make it the same value as  $R_{T1}$ . See (Figure 6) for a complete DDR4 typical application circuit.

# 9. Operational Envelope

The ISL70003ASEH is rated for operation across a PVIN of 3V to 13.2V, for a  $V_{OUT}$  of 0.6V to ~11.9V, and an output current up to 9A, with a 500kHz switching frequency, and to a +125°C die temperature. Although rated to these conditions, operation is not simultaneously all-inclusive because there are combinations of these conditions, particularly at the extremes of minimum on and off times, in which it does not operate, thus defining a conditional operational envelope.

Figure 14 and Figure 19 show the reduced output current capability for the PVIN = 3.3V,  $V_{OUT} = 2.5V$  condition illustrating one corner of the envelope in which the ratio of  $V_{OUT}$  to PVIN is too high in combination with the temperature and current extremes. The converter runs into regulation issues with a 500kHz switching frequency due to inadequate off time being realized under these conditions. Another conditional operation corner, being the situation where the ratio of  $V_{OUT}$  to PVIN is too low, and the result is current limiting. In both of these extreme conditions, the maximum output current capability is reduced and output accuracy is compromised.

These graphs are to be considered illustrative of the operation envelope and not guidance. Users must characterize and evaluate their circuit performance to their satisfaction when approaching the extreme conditions of voltage, current, and temperature.

# 10. High Current Protection Clamp

When using the ISL70003ASEH to output >6A, it is necessary to implement a LX to PGND Schottky diode clamp to prevent damage to the lower power FET devices. The MBRS320T3G diode is used on the ISL70003ASEHEV1Z evaluation platform.

# 11. Derating Current Capability

Most space programs issue specific derating guidelines for parts, but these guidelines take the pedigree of the part into account. For instance, a device built to MIL-PRF-38535, such as the ISL70003ASEH, is already heavily derated from a current density standpoint. However, a mil-temp or commercial IC that is up-screened for use in space applications may need additional current derating to ensure reliable operation because it was not built to the same standards as the ISL70003ASEH.

Figure 57 shows the wear out maximum average output current of the ISL70003ASEH with respect to junction temperature for 0.1% failure at 100k hours of operation. This plot takes into account the worst-case current share mismatch in the power blocks and the current density requirement of MIL-PRF-38535 (<2x10<sup>5</sup>A/cm<sup>2</sup>). The plot clearly shows that the ISL70003ASEH can handle 7A at +150°C from a worst-case current density standpoint, but the part is rated to 6A. Therefore, no further current derating of the ISL70003ASEH is needed.




Figure 57. Current vs Temperature

# 12. General Design Guide

This design guide provides a high-level explanation of the steps necessary to design the power stage and feedback compensation network of a single-phase power converter. It is assumed that the reader is familiar with many of the basic skills and techniques in switch mode power supply design. In addition to this guide, an evaluation board that includes schematics, bills of materials, and board layout is provided.

## 12.1 Output Inductor Selection

The output inductor is selected to minimize the converter's response time to a load transient and meet steady-state output voltage ripple requirements. The inductor value determines the converter's inductor ripple current and the output voltage ripple is a function of the inductor ripple current. The output voltage ripple and the inductor ripple current are approximated by using Equation 13:

(EQ. 13) 
$$\Delta I = \frac{V_{IN} - V_{OUT}}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}} \Delta V_{OUT} = \Delta I \times ESR$$

Increasing the value of inductance reduces the ripple current and output voltage ripple. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. Equation 14 gives the approximate response time interval for application and removal of a transient load.

(EQ. 14) 
$$t_{RISE} = \frac{L \times I_{TRAN}}{V_{IN} - V_{OUT}}$$
  $t_{FALL} = \frac{L \times I_{TRAN}}{V_{OUT}}$ 

 $I_{\mathsf{TRAN}}$  is the transient load current step,  $t_{\mathsf{RISE}}$  is the response time to the application of load, and  $t_{\mathsf{FALL}}$  is the response time to the removal of load. The worst case response time can be either at the application or removal of



load. Be sure to check both Equation 13 and Equation 14 at the minimum and maximum output levels for the worst case response time.

## 12.2 Output Capacitor Selection

An output capacitor is required to filter the inductor current and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout.

High-frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the Effective Series Resistance (ESR) and voltage rating requirements rather than actual capacitance requirements.

High-frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components.

The shape of the output voltage waveform during a load transient that represents the worst case loading conditions ultimately determine the number of output capacitors and their type. When this load transient is applied to the converter, most of the energy required by the load is initially delivered from the output capacitors. This is due to the finite amount of time required for the inductor current to slew up to the level of the output current required by the load. This phenomenon results in a temporary dip in the output voltage. At the very edge of the transient, the Equivalent Series Inductance (ESL) of each capacitor induces a spike that adds on top of the existing voltage drop due to the Equivalent Series Resistance (ESR).

After the initial spike, attributable to the ESR and ESL of the capacitors, the output voltage experiences sag. This sag is a direct consequence of the amount of capacitance on the output.

During the removal of the same output load, the energy stored in the inductor is dumped into the output capacitors. This energy dumping creates a temporary hump in the output voltage. This hump, as with the sag, can be attributed to the total amount of capacitance on the output. Figure 58 shows a typical response to a load transient.




Figure 58. Typical Transient Response

The amplitudes of the different types of voltage excursions can be approximated using Equation 15, where  $I_{tran}$  = Output load current transient and  $C_{OUT}$  = Total output capacitance.

$$\Delta V_{ESR} = ESR \times I_{tran} \qquad \Delta V_{ESL} = ESL \times \frac{dI_{tran}}{dt}$$

$$(EQ. 15) \qquad \Delta V_{SAG} = \frac{L_{OUT} \times I_{tran}^{2}}{C_{OUT} \times (V_{IN} - V_{OUT})}$$

$$\Delta V_{HUMP} = \frac{L_{OUT} \times I_{tran}^{2}}{C_{OUT} \times V_{OUT}}$$

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. The ESR and the ESL are typically the major contributing factors in determining the output capacitance. The number of output capacitors can be determined by using Equation 16, which relates the ESR and ESL of the capacitors to the transient load step and the voltage limit ( $\Delta V_O$ ).

(EQ. 16) Number of Capacitors = 
$$\frac{\frac{ESL \times dI_{tran}}{dt} + ESR \times I_{tran}}{\Delta V_{o}}$$

If  $\Delta V_{SAG}$  and/or  $\Delta V_{HUMP}$  are found to be too large for the output voltage limits, the amount of capacitance may need to be increased. In this situation, a trade-off between output inductance and output capacitance may be necessary.

The ESL of the capacitors, which is an important parameter in the previous equations, is not usually listed in datasheets. Practically, it can be approximated using Equation 17 if an Impedance vs Frequency curve is given for a specific capacitor, where  $f_{res}$  is the frequency where the lowest impedance is achieved (resonant frequency).

(EQ. 17) ESL = 
$$\frac{1}{C(2\pi f_{res})^2}$$

The ESL of the capacitors becomes a concern when designing circuits that supply power to loads with high rates of change in the current.

## 12.3 Input Capacitor Selection

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high-frequency decoupling and bulk capacitors to supply the current needed each time the upper MOSFET turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of the upper MOSFET and the source of the lower MOSFET.

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a conservative guideline. For most cases, the RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current.

The maximum RMS current through the input capacitors may be closely approximated using Equation 18:

$$(\text{EQ. 18}) \qquad \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} x \left(I_{\text{OUT}_{\text{MAX}}}^2 x \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) + \frac{1}{12} x \left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{Lx f_{\text{OSC}}} x \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2\right)}$$

For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge current at power-up. Some capacitor series available from reputable manufacturers are surge current tested.



## 12.4 Feedback Compensation

Figure 59 highlights the voltage-mode control loop for a synchronous rectified buck converter. The output voltage  $(V_{OUT})$  is regulated to the reference voltage level. The Error Amplifier output  $(V_{EA})$  is compared with the Oscillator (OSC) triangular wave to provide a Pulse-Width Modulated (PWM) wave with an amplitude of  $V_{IN}$  at the PHASE node. The PWM wave is smoothed by the output filter  $(L_O \text{ and } C_O)$ .




Figure 59. Voltage-Mode Buck Converter Compensation

The modulator transfer function is the small-signal transfer function of  $V_{OUT}/V_{EA}$ . This function is dominated by a DC Gain and the output filter ( $L_O$  and  $C_O$ ), with a double pole break frequency at  $f_{LC}$  and a zero at  $f_{ESR}$ . The DC gain of the modulator is simply the input voltage ( $V_{IN}$ ) divided by the peak-to-peak oscillator voltage  $\Delta V_{OSC}$ . The ISL70003ASEH incorporates a feed-forward loop that accounts for changes in the input voltage. This maintains a constant modulator gain of 5, typical.

## 12.5 Modulator Break Frequency Equations

The compensation network consists of the error amplifier and the impedance networks  $Z_{IN}$  and  $Z_{FB}$ . The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency ( $f_{0dB}$ ) and adequate phase margin. Phase margin is the difference between the closed loop phase at  $f_{0dB}$  and 180°.

(EQ. 19) 
$$f_{LC} = \frac{1}{2\pi \ x \ \sqrt{L_O \ x \ C_O}}$$
  $f_{ESR} = \frac{1}{2\pi \ x \ ESR \ x \ C_O}$ 

Equation 20 relates the compensation network's poles, zeros, and gain to the components ( $R_1$ ,  $R_2$ ,  $R_3$ ,  $C_1$ ,  $C_2$ , and  $C_3$ ) in Figure 59. Use these guidelines for locating the poles and zeros of the compensation network:

- 1. Pick gain (R<sub>2</sub>/R<sub>1</sub>) for required converter bandwidth.
- 2. Place 1st zero below filter's double pole (~75% F<sub>LC</sub>).
- 3. Place 2<sup>nd</sup> zero at filter's double pole.
- 4. Place 1st pole at the ESR zero.
- 5. Place 2<sup>nd</sup> pole at half the switching frequency.
- 6. Check gain against error amplifier's open-loop gain.
- 7. Estimate phase margin repeat if necessary.

## 12.6 Compensation Break Frequency Equations

(EQ. 20) 
$$f_{Z1} = \frac{1}{2\pi \times R_2 \times C_2} \qquad f_{P1} = \frac{1}{2\pi \times R_2 \times \left(\frac{C_1 \times C_2}{C_1 + C_2}\right)}$$

$$f_{Z2} = \frac{1}{2\pi \times (R_1 + R_3) \times C_3} \qquad f_{P2} = \frac{1}{2\pi \times R_3 \times C_3}$$

Figure 60 shows an asymptotic plot of the DC/DC converter's gain vs frequency. The actual modulator gain has a high gain peak due to the high Q factor of the output filter and is not shown in Figure 60. Using the guidelines provided should give a compensation gain similar to the curve plotted. The open-loop error amplifier gain bounds the compensation gain. Check the compensation gain at  $f_{P2}$  with the capabilities of the error amplifier. The closed-loop gain is constructed on the graph of Figure 60 by adding the modulator gain (in dB) to the compensation gain (in dB). This is equivalent to multiplying the modulator transfer function to the compensation transfer function and plotting the gain. The compensation gain uses external impedance networks  $Z_{FB}$  and  $Z_{IN}$  to provide a stable, high bandwidth (BW) overall loop. A stable control loop has a gain crossing with -20dB/decade slope and a phase margin greater than +45°. Include worst case component variations when determining phase margin. A more detailed explanation of voltage mode control of a buck regulator can be found in *TB417*: *Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators*.




Figure 60. Asymptotic Bode Plot of Converter Gain

## 13. PCB Design

PCB design is critical to high frequency switching regulator performance. Careful component placement and trace routing are necessary to reduce voltage spikes and minimize undesirable voltage drops. Selection of a suitable thermal interface material is also required for optimum heat dissipation and to provide lead strain relief.

Optimize load regulation by reducing noise from the power and digital grounds into the analog ground by splitting ground into three planes: analog, digital, and power. Bypass or ground pins accordingly to their design preferred ground. See the Pin Descriptions and Figure 4 for guidance. Independently tie each of the analog and digital grounds to power ground through a single trace in a low noise area.

### 13.1 PCB Plane Allocation

A minimum of four layers of two ounce copper are recommended. Layer 2 should be a dedicated ground plane with all critical component ground connections made with vias to this layer. Layer 3 should be a dedicated power plane split between the input and output power rails. Layers 1 and 4 should be used primarily for signals but can also provide additional power and ground islands as required.

## 13.2 PCB Component Placement

Place components as close as possible to the IC to minimize stray inductance and resistance. Prioritize the placement of bypass capacitors on the pins of the IC in the order shown: REF, SS\_CAP, AVDD, DVDD, PVINx (high-frequency capacitors), EN, PGOOD, PVINx (bulk capacitors).

Locate the output voltage resistive divider as close as possible to the FB pin of the IC. Connect the top leg of the divider directly to the output of the inductor through a Kelvin trace and the bottom leg of the divider directly to AGND pin. This AGND connection is also a Kelvin trace connected to the closest ground to the inductor output. Connect the junction of the resistive divider directly to the FB pin.

Place a Schottky clamp diode as close as possible to the LXx and PGNDx pins of the IC. A small series R-C snubber connected from the LXx pins to the PGNDx pins may be used to damp high-frequency ringing on the LXx pins, see Figure 61.




Figure 61. Schottky Diode and R-C Snubber

### 13.3 LX Connection

Use a small island of copper to connect the LXx pins of the IC to the output inductor on Layers 1 and 4. Void the copper on Layers 2 and 3 adjacent to the island to minimize capacitive coupling to the power and ground planes. Place most of the island on Layer 4 to minimize the amount of copper that must be voided from the ground plane (Layer 2).

Keep all other signal traces as short as possible.

### 13.4 Lead Strain Relief

The package leads protrude from the bottom of the package and the leads need forming to provide strain relief. On the heatsink option of the package R64.C, the lead forming should be made so that the bottom of the heatsink and the formed leads are flush.

## 13.5 Heatsink Mounting Guidelines

The R64.C package option has a heatsink mounted on the underside of the package. The following JESD-51x series guidelines may be used to mount the package:

- Place a thermal land on the PCB under the heatsink.
- The land should be approximately the same size as to 1mm larger than the 10.16x10.16mm heatsink.
- Place an array of thermal vias below the thermal land.
  - Via array size: ~9x9 = 81 thermal vias.
  - Via diameter: ~0.3mm drill diameter with plated copper on the inside of each via.
  - Via pitch: ~1.2mm.
  - · Vias should drop to and contact as much metal area as feasible to provide the best thermal path.

### 13.6 Heatsink Electrical Potential

The heatsink is connected to Pin 50 within the package, so the PCB design and potential applied to Pin 50 defines the heatsink potential.

### 13.7 Heatsink Mounting Materials

In the case of electrically conductive mounting methods (conductive epoxy, solder, etc.) the thermal land, vias, and connected plane(s) below must be the same potential as Pin 50.

In the case of electrically nonconductive mounting methods (nonconductive epoxy), the heatsink and Pin 50 could have different electrical potential than the thermal land, vias, and connected plane(s) below.

# 14. Die and Assembly Characteristics

Table 2. Die and Assembly Related Information

Die Information				
Dimensions	8300μm x 8300μm (327 mils x 327 mils)			
	Thickness: 300µm ±25.4µm (12 mils ±1 mil)			
Interface Materials				
Glassivation	Type: Silicon Oxide and Silicon Nitride			
Glassivation	Thickness: 0.3μm ±0.03μm to 1.2μm ±0.12μm			
Top Metallization	Type: AlCu (99.5%/0.5%)			
Top Metallization	Thickness: 2.7µm ±0.4µm			
Backside Finish	Silicon			
Process	0.6μM BiCMOS Junction Isolated			
Assembly Information				
Substrate and Lid Potential	PGND			
Additional Information				
Worst Case Current Density	<2 x 10 <sup>5</sup> A/cm <sup>2</sup>			
Transistor Count	26,144			
Weight of Packaged Device	2.65 Grams (typical) - R64.C Package			
Lid Characteristics	Finish: Gold			
Liu Onaraciensiles	Lid Potential: PGND			

# 15. Metallization Mask Layout

### ISL70003ASEH




Table 3. Layout X-Y Coordinates

Pad Name	Pad Number	X (μm)	Υ (μm)	dX (μm)	dΥ (μm)	Bond Wires DIA (mil)
NI	1	0	0	135	135	1.5
FB	2	452	0	135	135	1.5
VERR	3	929	0	135	135	1.5
POR_VIN	4	1371	0	135	135	1.5
VREFA	5	1854	58	254	254	3
AVDD	6	2577	60	254	254	3
AGND	7	3104	60	254	254	3
DGND	8	3589	60	254	254	3
VREF_OUTS	9	4035	60	254	254	3
DVDD	10	4713	60	254	254	3
VREFD	11	5420	60	254	254	3
ENABLE	12	5846	0	135	135	1.5
RT/CT	13	6274	0	135	135	1.5
FSEL	14	6579	0	135	135	1.5
SYNC	15	6976	0	135	135	1.5

Table 3. Layout X-Y Coordinates (Cont.)

Pad Name	Pad Number	Χ (μm)	Y (µm)	dX (μm)	dΥ (μm)	Bond Wires DIA (mil)
SS_CAP	16	7201	51	135	135	1.5
GND	17	7201	345	135	135	1.5
GND	18	7201	639	135	135	1.5
GND	19	7201	934	135	135	1.5
GND	20	7201	1228	135	135	1.5
GND	21	7201	1522	135	135	1.5
PGOOD	22	7201	1902	135	135	1.5
SEL1	23	7201	2275	135	135	1.5
SEL2	24	7201	2569	135	135	1.5
PVIN10	25	7140	3285	254	254	3
LX10	26	6350	3771	254	254	3
PGND10	27	5387	4179	254	254	3
PGND9	28	5387	4625	254	254	3
LX9	29	6350	5033	254	254	3
PVIN9	30	7140	5518	254	254	3
DE	31	7220	6303	135	135	1.5
PVIN8	32	7140	7578	254	254	3
LX8	33	6655	6788	254	254	3
PGND8	34	6247	5825	254	254	3
PGND7	35	5801	5825	254	254	3
LX7	36	5393	6788	254	254	3
PVIN7	37	4908	7578	254	254	3
PVIN6	38	4497	7578	254	254	3
LX6	39	4011	6788	254	254	3
PGND6	40	3603	5825	254	254	3
PGND5	41	3157	5825	254	254	3
LX5	42	2749	6788	254	254	3
PVIN5	43	2264	7578	254	254	3
PVIN4	44	1853	7578	254	254	3
LX4	45	1367	6788	254	254	3
PGND4	46	960	5825	254	254	3
PGND3	47	514	5825	254	254	3
LX3	48	106	6788	254	254	3
PVIN3	49	-379	7578	254	254	3
PVIN2	50	-379	5518	254	254	3

Table 3. Layout X-Y Coordinates (Cont.)


Pad Name	Pad Number	Χ (μm)	Υ (μm)	dX (μm)	dΥ (μm)	Bond Wires DIA (mil)
LX2	51	411	5033	254	254	3
PGND2	52	1374	4625	254	254	3
PGND1	53	1374	4179	254	254	3
LX1	54	411	3771	254	254	3
PVIN1	55	-379	3285	254	254	3
IMON	56	-438	2561	135	135	1.5
SGND	57	-438	2201	135	135	1.5
OCSETA	58	-438	1841	135	135	1.5
OCSETB	59	-438	1481	135	135	1.5
BUFIN+	60	-438	1121	135	135	1.5
BUFIN-	61	-438	761	135	135	1.5
BUFOUT	62	-438	401	135	135	1.5
VREF	63	-438	41	135	135	1.5

# 16. Package Outline Drawing

For the most recent package outline drawing, see R64.C.

R64.C

64 Ceramic Quad Flatpack Package (CQFP) with Bottom Heatsink Rev 1, 10/13



## 17. Ordering information

Ordering SMD Number <sup>[1]</sup>	Part Number <sup>[2]</sup>	Radiation Hardness (Total Ionizing Dose)	Package Description (RoHS Compliant)	Pkg. Dwg. #	Temperature Range (°C)
5962R1420302VYC	ISL70003ASEHVFE	HDR to 100krad(Si), LDR to 50krad(Si)	64 Ld CQFP with Heatsink	R64.C	
5962R1420302V9A	ISL70003ASEHVX <sup>[3]</sup>	HDR to 100krad(Si), LDR to 50krad(Si)	Die	-	-55 to +125
N/A	ISL70003ASEHFE/PROTO <sup>[4]</sup>	N/A	64 Ld CQFP with Heatsink	R64.C	
N/A	ISL70003ASEHX/SAMPLE[3][4]	N/A	Die	-	
N/A	ISL70003ASEHEV1Z <sup>[5]</sup>	Full Featured Evaluation Board			
N/A	ISL70003ASEHEV2Z <sup>[5]</sup>	Small Form Factor Evaluation Board			

- 1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
- 2. These Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- 3. Die product tested at TA = + 25°C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in Electrical Specifications.
- 4. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.
- 5. Evaluation board uses the /PROTO parts. The /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

## 18. Revision History

Revision	Date	Description
4.03	Sep 13, 2024	Applied latest template. Updated Figures 5 and 56. Added Figure 6. Updated DDR Configuration section.
4.02	Feb 26, 2024	Updated features bullet. Removed related literature section. Updated DDR Configuration section.
4.01	Dec 12, 2019	Changed Tolerant to Hardened in the title to clarify internal semantic requirements.  Updated LDR value from 100 to 50 in the features bullet on page1.  Added Note 3 and the Radiation Hardness column to Ordering Information Table on page 4.  Corrected typographical errors in the equations on page 28.  Updated disclaimer.
4.00	Sep 13, 2018	Updated Figures 4 and 5. Updated Note 3. Updated Figure 48 to more closely align with accompanying text context. Removed About Intersil section.

Revision	Date	Description
3.00	Dec 21, 2017	Page 4:    Added Notes 3 and 4 to Ordering Information table.    Removed Table of Differences.    Minor text edits throughout the document for clarification, expansion or related subject matter to parametric specifications.
2.00	Jan 5, 2017	Added Table of Differences on page 4 Corrected ESD voltage clamp information on page 11. Clarified connections in Figure 4 on page 5 and Figure 5 on page 6. Clarified and expanded DDR Application section on page 31 and page 32. Corrected Figure 55 configuration on page 32.
1.00	May 12, 2016	Updated Ordering information table on page 44. Updated Note 1. Removed Pb-Free Reflow reference under "Thermal Information" on page 11 as it is not applicable to hermetic packages. Corrected Equation 20 on page 38.
0.00	Aug 5, 2015	Initial release

### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.