## DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)

## Recommended Application:

1:2 DDRI Clock Driver

### **Product Description/Features:**

- Low skew, low jitter PLL clock driver
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- With bypass mode mux
- Operating frequency 60 to 220 MHz


### Switching Characteristics:

- CYCLE CYCLE jitter: <75ps</li>
- OUTPUT OUTPUT skew: <60ps</li>
- Period jitter: ±75ps
- Half-Period jitter: ±75ps

## **Functionality**

	INPUT	6		C	OUTPUTS			
AVDD	CLK_INT	CLK_INC	CLKT	CLKC	FB_OUTT	FB_OUTC	PLL State	
GND	L	Н	L	Н	L	Н	Bypassed/Off	
GND	Н	L	Н	L	Н	L	Bypassed/Off	
2.5V (nom)	L	Н	L	Н	L	Н	On	
2.5V (nom)	Н	L	н	L	Н	L	On	

## **Block Diagram**



#### © 2019 Renesas Electronics Corporation

## **Pin Configuration**

	-		
VDD2.5	1	1	16 GND
DDRT0	2	<b>N</b> 1	15 DDRC1
DDRC0	3	<b>78</b> 1	14 DDRT1
GND	4	5V842	13 VDD2.5
CLK_INT	5	<del>ດ</del> 1	12 FB_INC
CLK_INC	6	<b>S</b> 1	11 FB_INT
AVDD	7	<b>≚</b> 1	10 FB_OUTT
AGND	8		9 FB_OUTC

16 pin SSOP

## **Pin Descriptions**

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	VDD2.5	PWR	Power supply, nominal 2.5V
2	DDRT0	OUT	"True" Clock of differential pair output.
3	DDRC0	OUT	"Complementary" Clock of differential pair output.
4	GND	PWR	Ground pin.
5	CLK_INT	IN	"True" reference clock input.
6	CLK_INC	IN	"Complementary" reference clock input.
7	AVDD	PWR	3.3V Analog Power pin for Core PLL
8	AGND	PWR	Analog Ground pin for Core PLL
9	FB_OUTC	OUT	Complement single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INC.
10	FB_OUTT	OUT	True single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INT.
11	FB_INT	IN	True single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
12	FB_INC	IN	Complement single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
13	VDD2.5	PWR	Power supply, nominal 2.5V
14	DDRT1	OUT	"True" Clock of differential pair output.
15	DDRC1	OUT	"Complementary" Clock of differential pair output.
16	GND	PWR	Ground pin.

## **Absolute Maximum Ratings**

Supply Voltage: (VDD & AVDD)
Input clamp current: I <sub>IK</sub> (VI < 0 or VI > VDD)+/- 50mA
Output clamp current: I <sub>OK</sub> (VO < 0 or VO > VDD)+/- 50mA
Continuous output current: $I_O$ (VO = 0 to VDD) +/- 50mA
Package thermal impedance, theta JA: DGG package $+89^{\circ}$ C/ $\Omega$
Storage Temperature

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

$A = 0^{\circ}C$ to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I <sub>IH</sub>	$V_{I} = V_{DD}$ or GND	5			μA
Input Low Current	۱ <sub>IL</sub>	$V_{I} = V_{DD}$ or GND			5	μA
Operating Supply	I <sub>DD2.5</sub>	$C_L = 0 pF, R_L = \infty \Omega$			160	mA
Current	I <sub>DDPD</sub>	$C_L = 0pF, R_L = \infty \Omega$			100	μA
Output High Current	I <sub>он</sub>	$V_{DD} = 2.3V, V_{OUT} = 1V$	-18			mA
Output Low Current	I <sub>OL</sub>	$V_{DD} = 2.3V, V_{OUT} = 1.2V$	26			mA
High Impedance Output Current	I <sub>OZ</sub>	$V_{DD}$ =2.7V, Vout= $V_{DD}$ or GND			±10	μA
Input Clamp Voltage	VIK	lin = -18mA			-1.2	V
High-level output voltage	V <sub>он</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 0.1			V
nigh-level output voltage	V OH	V <sub>DD</sub> = 2.3V, I <sub>OH</sub> = -12 mA	1.7		V	
Low-level output voltage	V <sub>OL</sub>	V <sub>DD</sub> = min to max I <sub>OL</sub> =1 mA			0.1	
Low-level output voltage	V OL	$V_{DD} = 2.3V$ $I_{OH} = 12 \text{ mA}$			0.6	V
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	VI = V <sub>DD</sub> or GND		3		pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	VI = V <sub>DD</sub> or GND		3		pF

### **Electrical Characteristics - Input/Supply/Common Output Parameters** TA = $0^{\circ}$ C to +85°C. Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **DC Electrical Characteristics**

TA =  $0^{\circ}$ C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DDQ}, A_{VDD}$		2.3	2.5	2.7	V
Low level input voltage	V <sub>IL</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT		0.4	V <sub>DD</sub> /2 - 0.18	V
High level input voltage	V <sub>IH</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	V <sub>DD</sub> /2 + 0.18	2.1		V
DC input signal voltage (note 1,2)	V <sub>IN</sub>		-0.3		V <sub>DD</sub> + 0.3	V
Differential input signal voltage (note 3)	V <sub>ID</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	0.36		V <sub>DD</sub> + 0.6	V
Differential output voltage (note 3)	V <sub>OD</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	0.7		V <sub>DD</sub> + 0.6	V
Output differential cross- voltage (note 4)	V <sub>ox</sub>		V <sub>DD</sub> /2 - 0.15		V <sub>DD</sub> /2 + 0.15	V
Input differential cross- voltage (note 4)	V <sub>IX</sub>		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2	$V_{DD}/2 + 0.2$	V
Operating free-air temperature	T <sub>A</sub>		0		85	°C

## Notes:

- 1 Unused inputs must be held high or low to prevent them from floating.
- 2 DC input signal voltage specifies the allowable DC excursion of differential input.
- 3 Differential input signal voltage specifies the differential voltage [VTR-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level.
- 4 Differential cross-point voltage is expected to track variations of VDD and is the voltage at which the differential signal must be crossing.

## **Timing Requirements**

 $T_A = 0^{\circ}C$  to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

	(					
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	
Max clock frequency <sup>3</sup>	freq <sub>op</sub>		33	233	MHz	
Application Frequency Range <sup>3</sup>	freq <sub>App</sub>		60	220	MHz	
Input clock duty cycle	d <sub>tin</sub>		40	60	%	
CLK stabilization	T <sub>STAB</sub>			100	μs	

<sup>0830</sup>B-11/24/08



## **Switching Characteristics**


 $T_A = 0^{\circ}C$  to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

	•			,		
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Max clock frequency <sup>3</sup>	freq <sub>op</sub>		40		333	MHz
Application Frequency Range <sup>3</sup>	freq <sub>App</sub>		60		220	MHz
Input clock duty cycle	d <sub>tin</sub>		40		60	%
Input clock slew rate	t <sub>sl(l)</sub>		1		2	v/ns
CLK stabilization	T <sub>STAB</sub>				100	μs
Low-to high level propagation delay time	t <sub>PLH</sub> 1	CLK_IN to any output			5.5	ns
High-to low level propagation delay time	t <sub>PHL</sub> 1	CLK_IN to any output			5.5	ns
Output enable time	t <sub>en</sub>	PD# to any output		5		ns
Output disable time	t <sub>dis</sub>	PD# to any output		5		ns
Period jitter	t <sub>jit (per)</sub>		-75		75	ps
Half-period jitter	t <sub>jit(hper)</sub>		-75		75	ps
Output clock slew rate	t <sub>sl(o)</sub>	Over the application	1		2.5	v/ns
Cycle to Cycle Jitter	t <sub>cyc</sub> -t <sub>cyc</sub>	frequency range	-75		75	ps
Static Phase Offset	t <sub>(spo)</sub>		-50		50	ps
Output to Output Skew	t <sub>skew</sub>			40	60	ps

## Notes:


- 1. Refers to transition on noninverting output in PLL bypass mode.
- 2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle=twH/tc, were the cycle (tc) decreases as the frequency goes up.
- 3. Switching characteristics are guaranteed for application frequency range. The PLL Locks over the Max Clock Frequency range, but the device doe not necessarily meet other timing parameters.
- 4. Does not include jitter.

<sup>0830</sup>B-11/24/08



#### **Parameter Measurement Information**






 $t_{jit(cc)} = t_{c(n)} \pm t_{c(n+1)}$ 

0830B-11/24/08

Figure 3. Cycle-to-Cycle Jitter

© 2019 Renesas Electronics Corporation





**Parameter Measurement Information** 


Figure 6. Period Jitter

<sup>0830</sup>B-11/24/08

<sup>© 2019</sup> Renesas Electronics Corporation



#### **Parameter Measurement Information**









Figure 8. Input and Output Slew Rates

<sup>0830</sup>B-11/24/08

<sup>© 2019</sup> Renesas Electronics Corporation



#### 16-Lead, 150 mil SSOP (QSOP)

	In Milli	meters	In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
A	1.35	1.75	.053	.069	
A1	0.10	0.25	.004	.010	
A2		1.50		.059	
b	0.20	0.30	.008	.012	
С	0.18	0.25	.007	.010	
D	SEE VAF	RIATIONS	SEE VARIATIONS		
E	5.80	6.20	.228	.244	
E1	3.80	4.00	.150	.157	
е	0.635	BASIC	0.025 BASIC		
L	0.40	1.27	.016	.050	
N	SEE VARIATIONS		SEE VARIATIONS		
а	0°	8°	0°	8°	
ZD	SEE VAF	RIATIONS	SEE VAF	RIATIONS	

#### VARIATIONS


	0.000	0					
	N	Dr	nm.	ZD	D (ii	nch)	ZD
	IN	MIN	MAX	(Ref)	MIN	MAX	(Ref)
	16	4.80	5.00	0.23	.189	.197	.009

Reference Doc.: JEDEC Publication 95, MO-137

10-0032

## **Ordering Information**

## 95V842<u>y</u>F<u>z</u>LF-T



#### 0830B-11/24/08

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.