

# FAST CMOS OCTAL TRANSPARENT LATCH

## IDT54/74FCT573T/AT/CT


#### **FFATURFS**:

- · Std., A, and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- · True TTL input and output compatibility:
  - VOH = 3.3V (typ.)
  - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA loн, 48mA loL)
- · Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- · Power off disable outputs permit "live insertion"
- Available in the following packages:
  - Industrial: SOIC, QSOP
  - Military: CERDIP, LCC

#### **DESCRIPTION:**


The FCT573Tis an octal transparent latch built using an advanced dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is low. When  $\overline{OE}$  is high, the bus output is in the high-impedance state.


## **FUNCTIONAL BLOCK DIAGRAM**



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

## **PIN CONFIGURATION**





CERDIP/ SOIC/ QSOP TOP VIEW

LCC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +120	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

## **PINDESCRIPTION**

Pin Names	Description			
Dx	Data Inputs			
LE	Latch Enable Input (Active HIGH)			
Output Enable Input (Active LOW)				
O x 3-State Outputs				

## FUNCTION TABLE(1)

	Inputs				
Dx	LE	ŌĒ	Ох		
Н	Н	L	Н		
L	Н	L	L		
Х	Χ	Н	Z		

#### NOTE:

- 1. H = HIGH Voltage Level
- X = Don't Care
- L = LOW Voltage Level
- Z = High Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC =  $5.0V \pm 5\%$ ; Military: TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Condit	tions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Iн	Input HIGH Current <sup>(4)</sup>	Vcc = Max.	VI = 2.7V	_	_	±1	μΑ
lıL	Input LOW Current <sup>(4)</sup>	Vcc = Max.	VI = 0.5V	_	_	±1	μΑ
lozh	High Impedance Output Current	Vcc = Max	Vo = 2.7V	-	_	±1	μA
lozL	(3-State output pins) <sup>(4)</sup>		Vo = 0.5V	_	_	±1	
lı	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μΑ
Vik	Clamp Diode Voltage	Vcc = Min, Inv = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_		ı	200		mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.01	1	mA

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Cond	tions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min IOH = -6mA MIL		2.4	3.3	_	
		VIN = VIH or VIL	IOH = -8mA IND				V
			IOH = -12mA MIL	2	3	_	
			IOH = -15mA IND				
Vol	Output LOW Voltage	Vcc = Min IoL = 32mA MIL		_	0.3	0.5	V
		VIN = VIH or VIL	Iol = 48mA IND				
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-60	-120	-225	mA
loff	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, Vin or Vo ≤ 4.5V		_	_	±1	μΑ

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is  $\pm 5\mu A$  at  $T_A = -55$ °C.
- 5. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$Vcc = Max.$ $Vin = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open  OE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	ı	0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	_	1.5	3.5	mA
		50% Duty Cycle  OE = GND  LE = Vcc  One Bit Toggling	VIN = 3.4V VIN = GND	_	1.8	4.5	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	3	6(5)	mA
		50% Duty Cycle  OE = GND  LE = Vcc  Eight Bits Toggling	VIN = 3.4V VIN = GND	_	5	14 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2+ fiNi)$
  - Icc = Quiescent Current
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (ViN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Output Frequency
  - Ni = Number of Outputs at fi
- All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL

			74FCT573AT		74FCT	573CT	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay	CL = 50pF	1.5	5.2	1.5	4.2	ns
tphl	Dx to Ox	$RL = 500\Omega$					
<b>t</b> PLH	Propagation Delay		2	8.5	2	5.5	ns
tphl.	LE to Ox						
tpzH	Output Enable Time		1.5	6.5	1.5	5.5	ns
tpzl							
tphz	Output Disable Time		1.5	5.5	1.5	5	ns
tplz							
tsu	Set-up Time, HIGH or LOW		2	_	2	_	ns
	Dx to LE						
tн	Hold Time, HIGH or LOW		1.5	_	1.5	_	ns
	Dx to LE						
tw	LE Pulse Width HIGH <sup>(3)</sup>		5	_	5	_	ns


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY

			54FC	T573T	54FCT	573AT	54FCT	573CT	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tplh	Propagation Delay	CL = 50pF	1.5	8.5	1.5	5.6	1.5	5.1	ns
tphl	Dx to Ox	$RL = 500\Omega$							
<b>t</b> PLH	Propagation Delay		2	15	2	9.8	2	8	ns
tphl.	LE to Ox								
tpzh	Output Enable Time		1.5	13.5	1.5	7.5	1.5	6.3	ns
tpzl									
tphz	Output Disable Time		1.5	10	1.5	6.5	1.5	5.9	ns
tplz									
tsu	Set-up Time, HIGH or LOW		2	_	2	_	2	_	ns
	Dx to LE								
tΗ	Hold Time, HIGH or LOW		1.5	_	1.5	_	1.5	_	ns
	Dx to LE								
tw	LE Pulse Width HIGH <sup>(3)</sup>		6	_	6	_	6	_	ns

#### NOTES


- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-Up, Hold, and Release Times



Propagation Delay


## **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.



Octal Link




Enable and Disable Times

#### NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

## ORDERING INFORMATION



## Datasheet Document History

10/10/2009 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.
11/17/2016 Pg. 7 Updated the ordering information by adding detailed package information and Tape & Reel.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.