# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# RENESAS

# 4282 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The 4282 Group enables fabrication of  $8\times7$  key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.


### **FEATURES**

- RAM back-up function
- Key-on wakeup function (ports D4-D7, E0-E2, G0-G3) .... 11
- I/O port (ports D, E, G, CARR) ..... 16
- Oscillation circuit ..... Ceramic resonance
- Watchdog timer
- Power-on reset circuit
- Voltage drop detection circuit ...... Typical:1.50 V (system reset)


#### APPLICATION

Various remote control transmitters

Part number	ROM (PROM) size (× 9 bits)	RAM size (× 4 bits)	Package	ROM type
M34282M1-XXXGP	1024 words	48 words	20P2E/F-A	Mask ROM
M34282M2-XXXGP	2048 words	64 words	20P2E/F-A	Mask ROM
M34282E2GP	2048 words	64 words	20P2E/F-A	One Time PROM



# **BLOCK DIAGRAM**



# PERFORMANCE OVERVIEW

Pa	aramete	r	Function
Number of bas	ic instru	ctions	68
Minimum instru	uction ex	ecution time	8.0 $\mu$ s (f(XIN) = 4.0 MHz, system clock = f(XIN)/8, VDD = 3 V)
Memory sizes	ROM	M34282M2/E2	2048 words X 9 bits
		M34282M1	1024 words X 9 bits
	RAM	M34282M2/E2	64 words X 4 bits
		M34282M1	48 words X 4 bits
Input/Output	D0-D3	Output	Four independent output ports
ports	D4–D7	I/O	Four independent I/O ports with the pull-down function
	E0-E2	Input	3-bit input port with the pull-down function
	E0, E1	Output	2-bit output port (E <sub>0</sub> , E <sub>1</sub> )
	G0–G3	I/O	4-bit I/O port with the pull-down function
	CARR	Output	1-bit output port; CMOS output
Timer	Timer 1		8-bit timer with a reload register
	Timer 2	2	8-bit timer with two reload registers
Subroutine nes	sting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)
Device structur	re		CMOS silicon gate
Package			20-pin plastic molded SSOP (20P2E/F-A)
Operating temp	perature	range	–20 °C to 85 °C
Supply voltage			1.8 V to 3.6 V
Power	Active I	mode	400 μΑ
dissipation			(f(XIN) = 4.0  MHz,  system clock = f(XIN)/8,  VDD = 3  V)
(typical value)	RAM b	ack-up mode	0.1 $\mu$ A (at room temperature, VDD = 3 V)

# **PIN DESCRIPTION**

Pin	Name	Input/Output	Function
Vdd	Power supply	—	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
Xin	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Хоит	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is P-channel open-drain.
D4-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built- in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. The output structure is P-channel open-drain.
E0-E2	I/O port E	Output Input	<ul> <li>2-bit (E0, E1) output port. The output structure is P-channel open-drain.</li> <li>3-bit input port. For input use (E0, E1), set the latch of the specified bit to "0."</li> <li>When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. Port E2 has an input-only port and has a key-on wakeup function using "H" level sense and pull-down transistor.</li> </ul>
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output for remote control	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.



#### **CONNECTIONS OF UNUSED PINS**

Pin	Connection
D0-D7	Open or connect to Vod pin (Note 1).
E0, E1	Set the output latch to "1" and open, or
	connect to VDD pin (Note 2).
E2	Open or connect to Vss pin.
G0–G3	Set the output latch to "1" and open, or
	connect to VDD pin (Note 2).

Notes 1: Ports D4–D7: Set the bit 2 (PU02) of the pull-down control register PU1 to "0" by software and turn the pull-down transistor OFF.

2: Set the corresponding bits of the pull-down control register PU0 to "0" by software and turn the pull-down transistor OFF.

(Note in order to set the output latch to "1" to make pins open)

- After system is released from reset, a port is in a high-impedance state until the output latch of the port is set to "1" by software. Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.
- To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vbb at the shortest distance and use the thick wire against noise.

Dort	D	Input/		Control	Control	Control	Daniel
Port	Pin	Output	Output structure	bits	instructions	registers	Remark
Port D	D0-D3	Output	P-channel open-drain	1 bit	SD		
		(4)			RD		
					CLD		
	D4-D7	I/O			SD	PU1	Pull-down function and
		(4)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	Eo	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E1	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E2	Input		3 bits	IAE		
		(1)					
Port G	G0–G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

#### PORT FUNCTION

# DEFINITION OF CLOCK AND CYCLE

System clock (STCK)

The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	f(XIN)/8	f(XIN)/32
When using	f(XIN)	f(XIN)/4


• Instruction clock (INSTCK)

The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.

• Machine cycle The machine cycle is the cycle required to execute the instruction.



# PORT BLOCK DIAGRAMS



### FUNCTION BLOCK OPERATIONS CPU

#### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

#### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example






Fig. 2 RAR instruction execution example








Fig. 4 TABP p instruction execution example



(5) Most significant ROM code reference enable flag (URS) URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4).

URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

#### (6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

#### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note : The 4282 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.




Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

#### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC<sub>H</sub> (most significant bit to bit 7) which specifies to a ROM page and PC<sub>L</sub> (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).


Make sure that the  $\mathsf{PC}\mathsf{H}$  does not exceed after the last page of the built-in ROM.


#### (9) Data pointer (DP)


Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).


Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).












Fig. 9 SD instruction execution example



#### **PROGRAM MEMORY (ROM)**

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

#### Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34282M2/E2	2048 words	16 (0 to 15)
M34282M1	1024 words	8 (0 to 7)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP p instruction.


#### DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

#### Table 2 RAM size

Part number	RAM size
M34282M2/E2	64 words X 4 bits (256 bits)
M34282M1	48 words X 4 bits (192 bits)









Fig. 11 RAM map

# TIMERS

The 4282 Group has the programmable timer.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).



#### Fig. 12 Auto-reload function

The 4282 Group timer consists of the following circuit.


- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2. Each timer function is described below.

#### Table 3 Function related timer

Circuit	Structure	Count source	Frequency	Use of output signal	Control
Circuit	Siluciule	Count source	dividing ratio		register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	<ul> <li>Bit 5 of watchdog timer</li> </ul>			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	





rig. 10 millers structure

Rev.1.33 Mar 18, 2004 page 11 of 67

#### Table 4 Control registers related to timer

	Timer control register V1	a	t reset : 0002	at RAM back-up : 0002	W
V12	Corrier ways output outs control hit	0	Auto-control output	t by timer 1 is invalid	-
V 12	Carrier wave output auto-control bit	1	Auto-control output	t by timer 1 is valid	
V/4.	Timer 4 count course coloction bit	0	Carrier wave output	it (CARRY)	
V11	Timer 1 count source selection bit	1	Bit 5 of watchdog ti	imer (WDT)	
	Time and a construct bit	0	Stop (Timer 1 state	e retained)	
V10	Timer 1 control bit	1	Operating		

	Timer control register V2	at	reset : 00002	at RAM back-up : 00002	W
V23	Carrier wave "H" interval expansion hit	0	To expand "H" inte	rval is invalid	
VZ3	Carrier wave "H" interval expansion bit	1	To expand "H" inte	rval is valid (when V2 <sub>2</sub> =1 selected)	
1/0-	Corrier ways concretion function control bit	0	Carrier wave gener	ation function invalid	
V22	Carrier wave generation function control bit	1	Carrier wave gener	ation function valid	
1/0		0	f(XIN)		
V21	Timer 2 count source selection bit	1	f(XIN)/2		
1/0	Timer 2 control bit	0	Stop (Timer 2 state	e retained)	
V20	Timer 2 control bit	1	Operating		

Note: "W" represents write enabled.

- (1) Control registers related to timer
- Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

 Timer control register V2 Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

#### (2) Precautions

Note the following for the use of timers.

Count source Stop timer 1 or timer 2 counting to change its count source.
Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.

• Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

 Timer 1 count operation
 When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum ± 256 μs (at the minimum instruction execution time : 8 μs) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.

- Stop of timer 2
- Avoid a timing when timer 2 underflows to stop timer 2.Writing to reload register R2H
- When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.

#### (3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1,

② select the count source with the bit 1 of register V1, and③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 14).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

#### (4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

① set data in timer 2,

 $\ensuremath{\textcircled{}^{2}}$  select the count source with the bit 1 of register V2, and

③ select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and

④ set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid (V22="0"), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

When the carrier wave generation function is valid (V22="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 15).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- When to expand "H" interval is invalid (V2<sub>3</sub> = "0"), Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V2<sub>3</sub> = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows;


Count source X (m+1), m = 0 to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

#### (5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.



Timer 2 count source:	4.0 MHz, Resolution:				
-					
Timer 2 count value		6,0216,0116,0016,0316,0216,0	116X0016X0216X0116X0	016X0316X0216X01	16×0016×0216×0116
(Reload register)	(R2L)	<b>↑</b> (R2H) (R2L)	<b>†</b> (R2H)	<b>↑</b> (R2L)	<b>↑</b> (R2H)
Timer 2 underflow signal					
-			2 ala alva		
CARRYD		_<= 3 clocks =>	<= 3 clocks interval	=>	
т	f mer 2 starts	Carrier wave period:	Ca	arrier wave period:	<b>→</b>
		7 clocks		7 clocks	
To expand "H" in	terval of carrier wave	is valid (V2 <sub>3</sub> ="1")	ns]		
To expand "H" in	terval of carrier wave		ns]		
To expand "H" in	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V2 <sub>3</sub> ="1") er wave is expanded for 125		1116\0016\0316\02	16\0116\0016\0216
To expand "H" in (When count sou Timer 2 count source Timer 2 count value	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V23="1") er wave is expanded for 125	)(0116)(0016)(020	11e∑001e∑031e∑02	
To expand "H" in (When count sour Timer 2 count source Timer 2 count value (Reload register)	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V2 <sub>3</sub> ="1") er wave is expanded for 125			16×0116×0016×0216 (R2H)
To expand "H" in (When count sou Timer 2 count source Timer 2 count value	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V23="1") er wave is expanded for 125	)(0116)(0016)(020	11e∑001e∑031e∑02	
To expand "H" in (When count sour Timer 2 count source Timer 2 count value (Reload register)	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V23="1") er wave is expanded for 125	)(0116)(0016)(020	1116\0016\0316\02 (R2L)	
To expand "H" in (When count source Timer 2 count source (Reload register) ( Timer 2 underflow signal	terval of carrier wave rce is 4.0 MHz, carrie	is valid (V23="1") er wave is expanded for 125	x0116x0016x 0216 x0 ↑ (R2H) = 3.5 cl inter	1116\0016\0316\02 (R2L)	

Fig. 15 Carrier wave generation example by timer 2



Timer 2 count star	t timing	
	J	
Machine cycle Mi	Х Mi + 1	Mi + 2
_	TV2A instruction execution cycle	e (V20) ←1
Instruction clock =f(XIN)/8		
Xin		
XIN/2		
(Count source selected) Register V20		
-		\0216\0116\0016\0216\0116\0016\0316\0216
Timer 2 count value (Reload register)	0316	
Timer 2 underflow signal	(R2L)	(R2H) (R2L)
-		
CARRYD _		
	Timer 2 d	count start timing
— Timer 2 count :		
Timer 2 count : Machine cycle	stop timing	
Machine cycle Mi	stop timing	
Machine cycle Mi	stop timing	
Machine cycle Mi Instruction clock =f(XIN)/8 XIN XIN/2	stop timing	
Machine cycle Mi Instruction clock =f(XIN)/8 XIN XIN/2 (Count source selected)	stop timing	
Machine cycle Mi Instruction clock =f(XIN)/8 XIN XIN/2	Stop timing	
Machine cycle Mi Instruction clock =f(XIN)/8 XIN XIN/2 (Count source selected) Register V20	Stop timing         Mi + 1         TV2A instruction execution cycle         Image:	E (V20)←0 I U U U U U U U U U U U U U U U U U U U
Machine cycle Mi Instruction clock =f(XIN)/8 XIN (Count source selected) Register V20 Timer 2 count value (Reload register)	Stop timing	
Machine cycle Mi Instruction clock =f(XIN)/8 XIN (Count source selected) Register V20 Timer 2 count value (Reload register) Timer 2 underflow signal	Stop timing         Mi + 1         TV2A instruction execution cycle         Image:	E (V20)←0 I U U U U U U U U U U U U U U U U U U U
Machine cycle Mi Instruction clock =f(XIN)/8 XIN (Count source selected) Register V20 Timer 2 count value (Reload register)	Stop timing         Mi + 1         TV2A instruction execution cycle         Image:	Wi+2 e (V20)←0 1000000000000000000000000000000000000
Machine cycle Mi Instruction clock =f(XIN)/8 XIN (Count source selected) Register V20 Timer 2 count value (Reload register) Timer 2 underflow signal	Mi + 1         TV2A instruction execution cycle         001e       021e         001e       021e         (R2L)       (R2H)	Wi+2 e (V20)←0 1000000000000000000000000000000000000

### WATCHDOG TIMER

Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM backup mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E0016 elapses.




Fig. 17 Watchdog timer function

#### LOGIC OPERATION FUNCTION

The 4282 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Table 5 Logic operation selection register LO

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Logic operation selection register LO		at reset : 002			at RAM back-up : 002	W
		LO1 LO0			Logic operation function	
LO1		0	0	Exclusive logic OR	operation (XOR)	
	Logic operation selection bits		1	OR operation (OR)		
LOo			0	AND operation (AND)		
		1	1	Not available		


Note: "W" represents write enabled.




#### **RESET FUNCTION**

The 4282 Group has the power-on reset circuit, though it does not have **RESET** pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until VDD= 0 to 2.2 V is obtained at power-on 1ms or less.








Fig. 19 Power-on reset circuit example

#### (1) Internal state at reset

Table 6 shows port state at reset, and Figure 20 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 20 are undefined, so set the initial value to them.

#### (2) Note on power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms. Also, note that system reset does not occur under the following conditions;

- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.

#### Table 6 Port state at reset

Name	State at reset					
D0-D3	High impedance state					
D4–D7	High impedance state (Pull-down transistor OFF)					
G0–G3	High impedance state (Pull-down transistor OFF)					
E0, E1	High impedance state (Pull-down transistor OFF)					
CARR	"L" output					




• Program counter (PC)
Address 0 in page 0 is set to program counter.
Power down flag (P)
• Timer 1 underflow flag (T1F)0
• Timer 2 underflow flag (T2F)0
Timer control register V1
Timer control register V2
Port CARR output flag (CAR)
Pull-down control register PU0
Pull-down control register PU1
Logic operation selection register LO
Most significant ROM code reference enable flag (URS)
• Carry flag (CY)0
• Register A 1 1 1 1
• Register B
Register X
• Register Y
Stack pointer (SP)


Fig. 20 Internal state at reset

# **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.






#### Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.



# **RAM BACK-UP MODE**

The 4282 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 23 shows the state transition.

#### (1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

#### (2) Cold start condition

The CPU starts executing the software from address 0 in page 0 when any of the following conditions is satisfied .

- reset by power-on reset circuit is performed
- reset by watchdog timer is performed
- reset by voltage drop detection circuit is performed
- In this case, the P flag is "0."

#### (3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.


#### Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	~
Contents of RAM	0
Port CARR	X
Ports D0-D7	0
Ports E0, E1	0
Port G	0
Timer control registers V1, V2	X
Pull-down control registers PU0, PU1	0
Logic operation selection register LO	X
Timer 1 function, Timer 2 function	×
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	X
Watchdog timer flags (WDF1, WDF2)	×
MostsignificantROMcodereferenceenableflag(URS)	Х


Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning. 2:The stack pointer (SP) points the level of the stack

register and is initialized to "112" at RAM back-up.



#### Fig. 23 State transition





#### (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

#### Table 8 Return source and return condition

Return source	Return condition	Remarks
Ports D4–D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU1 is valid.
Ports E0, E1, G	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU0 is valid.
Ports E2	Return by an external "H" level	Key-on wakeup function is always valid.
	input.	

#### (5) Pull-down control register

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E<sub>0</sub>, E<sub>1</sub>, G and ports D<sub>4</sub>-D<sub>7</sub>.

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

Pull-down control register PU0		at reset : 00002		at RAM back-up : state retained	W	
PU03	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid			
bit		1	Pull-down transisto	r ON, key-on wakeup valid		
PU02	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control	0	0 Pull-down transistor OFF, key-on wakeup invalid			
F 002	bit	1	Pull-down transistor ON, key-on wakeup valid			
PU01	Port Ex pull down transistor control bit	0	Pull-down transisto	r OFF, key-on wakeup invalid		
PU01 Port E1 pull-down transistor control bit		1	Pull-down transisto	r ON, key-on wakeup valid		
PU00	Port Es pull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
F000	Port E <sub>0</sub> pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		

	Pull-down control register PU1	at reset : 00002		at RAM back-up : state retained	W		
		0	Pull-down transistor OFF, key-on wakeup invalid				
PU13	Port D7 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid			
PU12	Port D <sub>6</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
FU12		1	Pull-down transistor ON, key-on wakeup valid				
PU11		0	Pull-down transistor OFF, key-on wakeup invalid				
FOIL	PU11 Port D <sub>5</sub> pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid				
PU10	Port D4 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
F010		1	Pull-down transistor ON, key-on wakeup valid				

Note: "W" represents write enabled.

Table 9 Pull-down control registers

# **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- System clock generating circuit
- Control circuit to stop the clock oscillation
- · Control circuit to return from the RAM back-up state




Fig. 26 Clock control circuit structure

System clock signal  $f(X_{IN})$  is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins  $X_{IN}$  and  $X_{OUT}$  at the shortest distance as shown Figure 27. A feedback resistor is built-in between  $X_{IN}$  pin and  $X_{OUT}$  pin.

# **ROM ORDERING METHOD**

Please submit the information described below when ordering Mask ROM.

- (1) Mask ROM Order Confirmation Form\*
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

\* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).




Fig. 27 Ceramic resonator external circuit



# LIST OF PRECAUTIONS

#### 1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01  $\mu F)$  between pins V\_DD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use the thickest wire.

In the One Time PROM version, port E<sub>2</sub> is also used as VPP pin. Connect this pin to Vss through the resistor about 5 k $\Omega$  which is assigned to E<sub>2</sub>/VPP pin as close as possible at the shortest distance.

#### ② Notes on unused pins

(Note in order to set the output latch to "0" to make pins open)

• After system is released from reset, a port is in a highimpedance state until the output latch of the port is set to "0" by software.

Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.

• To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).

(Note when connecting to Vss and VDD)

 Connect the unused pins to Vss and Vbb at the shortest distance and use the thick wire against noise.

#### 3 Timer

Count source

Stop timer 1 or timer 2 counting to change its count source.

- Watchdog timer
   Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum  $\pm 256 \ \mu s$ (at the minimum instruction execution time : 8  $\mu s$ ) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2 Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.

④ Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.

#### 5 Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (V\_DD) rises from 0 V to 2.2 V, within 1 ms. Also, note that system reset does not occur under the following conditions;

- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.


#### 6 Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.





# **INSTRUCTIONS**

The 4282 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

#### **SYMBOL**

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	х	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	у	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
х	Register X (2 bits)		immediate value
Y	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	$\leftarrow$	Direction of data movement
SK	Stack register (11 bits X 4)	$\leftrightarrow$	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	—	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
Т2	Timer 2		in page p3 p2 p1 p0
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note : The 4282 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

# LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	ТАВ	$(A) \leftarrow (B)$	38		LA n	$(A) \gets n$	31
						n = 0 to 15	
	ТВА	$(B) \leftarrow (A)$	40				39
er	TAY	$(A) \leftarrow (Y)$	40		TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	39
ansf		$(\Lambda) \leftarrow (1)$	40			(PCн) ← p p=0 to 15	
Register to register transfer	ТҮА	$(Y) \leftarrow (A)$	42			$(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$	
giste						When URS=0	
o re	TEAB	$(ER_7-ER_4) \leftarrow (B)$	41			$(B) \leftarrow (ROM(PC))^{7} \text{ to } 4$	
ter t		$(ER_3-ER_0) \leftarrow (A)$				$(A) \leftarrow (ROM(PC))_{3 \text{ to } 0}$	
egis	TABE	(B) ← (ER7–ER4)	39			When URS=1 (CY) ← (ROM(PC))ଃ	
Ř	INDE	$(A) \leftarrow (ER_3 - ER_0)$	00			$(B) \leftarrow (ROM(PC))^{7} \text{ to } 4$	
						$(A) \leftarrow (ROM(PC))_{3 \text{ to } 0}$	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	40			$(PC) \gets (SK(SP))$	
						$(SP) \gets (SP) - 1$	
S	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 3$	31		0.54		27
RAM addresses		$(Y) \leftarrow y, y = 0 \text{ to } 15$		Arithmetic operation	AM	$(A) \gets (A) + (M(DP))$	27
ddre	INY	$(Y) \leftarrow (Y) + 1$	31	pera	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	27
ă M				ico		$(CY) \leftarrow Carry$	
RA	DEY	$(Y) \leftarrow (Y) - 1$	30	met			
				∆rith	An	$(A) \leftarrow (A) + n$	27
	TAM j	$(A) \leftarrow (M(DP))$	40			n = 0 to 15	
		$(X) \leftarrow (X) EXOR(j)$ j = 0  to  3			SC	(CY) ← 1	35
		,					
	XAM j	$(A) \longleftrightarrow (M(DP))$	43		RC	$(CY) \leftarrow 0$	33
		$(X) \gets (X) \; EXOR(j)$					
		j = 0 to 3			SZC	(CY) = 0 ?	37
	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	43		СМА	$(A) \leftarrow (\overline{A})$	30
<u> </u>		$(X) \leftarrow (X) EXOR(j)$	45		CIVIA	$(\Lambda) \leftarrow (\Lambda)$	00
nsfe		j = 0 to 3			RAR	$\rightarrow$ CY $\rightarrow$ A3A2A1A0 $\neg$	33
r tra		$(Y) \leftarrow (Y) - 1$					
istel					LGOP	Logic operation	31
reg	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	43				
RAM to register transfer		$(X) \leftarrow (X) EXOR(j)$ j = 0  to  3				XOR, OR, AND	
RAI		$(Y) \leftarrow (Y) + 1$			SB j	(Mj(DP)) ← 1	34
						j = 0 to 3	
				_			
				Bit operation	RB j	$(Mj(DP)) \leftarrow 0$	33
				peré		j = 0 to 3	
				3it o	SZB j	(Mj(DP)) = 0 ?	37
					<b>,</b>	j = 0  to  3	



Grouping	Mnemonic	Function	Page	Groupin	g Mnemonic	Function	Page
	SEAM	(A) = (M(DP)) ?	36		TV1A	(V12−V10) ← (A2−A0)	42
Comparison operation	SEA n	(A) = n ? n = 0 to 15	35		TAB1	$      (B) \leftarrow (T17-T14) \\       (A) \leftarrow (T13-T10) $	39
	Ba	$(PCL) \leftarrow a6-a0$	27	-	T1AB	at timer 1 stop (V1 <sub>0</sub> =0): (R17-R14) $\leftarrow$ (B)	37
Branch operation	BL p, a	$(PCH) \leftarrow p$ $(PCL) \leftarrow a_6-a_0$	28			$\begin{array}{l} (T17-T14) \leftarrow (B) \\ (R13-R10) \leftarrow (A) \\ (T13-T10) \leftarrow (A) \end{array}$	
sranch c	BA a	$(PCL) \leftarrow (a6-a4, A3-A0)$	28			at timer 1 operating (V1 <sub>0</sub> =1): (R17-R14) $\leftarrow$ (B)	
	BLA p, a	(РСн) ← р (РСL) ← (а6–а4, Аз–Ао)	28		SNZT1	(R13-R10) ← (A) (T1F) = 1 ?	36
	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	28		SINZTI	After skipping the next instruction $(T1F) \leftarrow 0$	30
ation	BML p, a	(SP) ← (SP) + 1	29		TV2A	(V23−V20) ← (A3−A0)	42
Subroutine operation		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p = 0 \text{ to } 15$ $(PCL) \leftarrow a_6-a_0$		eration	TAB2	$\begin{array}{l} (B) \leftarrow (T27T24) \\ (A) \leftarrow (T23T20) \end{array}$	39
Subro	BMLA p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p p = 0 \text{ to } 15$ $(PCL) \leftarrow (a_6-a_4, A_3-A_0)$	29	Timer operation	T2AB	$\begin{array}{l} (R2L7-R2L4) \leftarrow (B) \\ (T27-T24) \leftarrow (B) \\ (R2L3-R2L0) \leftarrow (A) \\ (T23-T20) \leftarrow (A) \end{array}$	38
operation	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	34	-	T2HAB	$\begin{array}{l} (R2H7\text{-}R2H4) \leftarrow (B) \\ (R2H3\text{-}R2H0) \leftarrow (A) \end{array}$	38
Return oper	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	34		T2R2L	$\begin{array}{l} (T27\text{-}T24) \leftarrow (R2L7\text{-}R2L4) \\ (T27\text{-}T24) \leftarrow (R2L3\text{-}R2L0) \end{array}$	38
Ш					SNZT2	(T2F) = 1 ? After skipping the next instruction $(T2F) \leftarrow 0$	36



	DNTINUE		
Grouping	Mnemonic	Function	Page
	CLD RD	$\begin{array}{l} (D) \leftarrow 0 \\ \\ (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array}$	29 34
ation	SD	$(D(Y)) \leftarrow 1$ (Y) = 0  to  7	35
Input/Output operation	SZD	(D(Y)) = 0 ? (Y) = 4 to 7	37
iput/Ou	OEA	(E1, E0) ← (A1, A0)	32
<u> </u>	IAE	$(A_2 - A_0) \leftarrow (E_2 - E_0)$	30
	OGA	$(G) \leftarrow (A)$	32
	IAG	$(A) \gets (G)$	30
ave ration	SCAR	(CAR) ← 1	35
Carrier wave control operation	RCAR	(CAR) ← 0	33
	NOP	$(PC) \leftarrow (PC) + 1$	32
	POF	RAM back-up	32
	SNZP	(P) = 1 ?	36
ration	ССК	STCK changes to f(XIN)	29
operat	TLOA	(LO1, LO0) ← (A1, A0)	41
Other oper	URSC	(URS) ← 1	42
	TPU0A	(PU03–PU0₀) ← (A3–A₀)	41
	TPU1A	(PU13–PU1₀) ← (A3–A₀)	41
	WRST	$(WDF1) \leftarrow 0$	43

# LIST OF INSTRUCTION FUNCTION (CONTINUED)

# MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

<b>A n</b> (Add n	and accumulator)					
Instrunction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 1 0 1 0 n3 n2 n1 n0 2	0 A n <sub>16</sub>	1	cycles 1	-	Overflow = 0
Operation:	(A) ← (A) + n n = 0 to 15		Grouping: Description	register A. The conter changed. Skips the r	value n in t nts of carry	the immediate field to y flag CY remains un- ction when there is no of operation.
AM (Add ad	ccumulator and Memory)					
Instrunction code	D8 D0	0 0 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	$(A) \leftarrow (A) + (M(DP))$		Grouping:	Arithmetic	operation	
			Description	Stores the	result in re	f M(DP) to register A. gister A. The contents ins unchanged.
AMC (Add a	accumulator, Memory and Carry)		1			
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1	0 0 B 16	words 1	cycles 1	0/1	_
Operation:	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry		Grouping: Description		contents of ster A. Sto	M(DP) and carry flag res the result in regis- Y.
<b>B</b> a (Branch	n to address a)					
Instrunction code	D8 D0	1 8 0	Number of words	Number of cycles	Flag CY	Skip condition
Couc	1 1 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 <mark>8</mark> a +a a <sub>16</sub>	1	1	-	_
Operation:	(PCL) ← a6–a0		Grouping: Description	Branch ope Branch witi a in the ide	hin a page	: Branches to address



BA a (Brand	ch to address a + Accumulator)					
Instrunction code	D8 D0	0 0 1	Number of words	Number of cycles	Flag CY	Skip condition
	1     1     a6     a5     a4     a3     a2     a1     a0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2	2	-	_
			Grouping:	Branch ope		
Operation:	(PCL) ← a6–a4, A3–A0		Description			: Branches to address
				ing the low	-order 4 b	determined by replac- its of the address a in h register A.
BL p, a (Bra	anch Long to address a in page p)					
Instrunction			Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 1 p3 p2 p1 p0 2	0 3 p <sub>16</sub>	2	2	-	_
	1 1 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 <mark>8</mark> a <sub>16</sub>	Grouping:	Branch ope	eration	
Operation:	$(PCH) \leftarrow (P)$		Description	: Branch out	of a page	: Branches to address
	(PCL) ← a6–a0			a in page p.		
			Note:	p is 0 to 7 for M34282M1, p is 0 to 15 for M34282M2/E2.		
BLA p. a (B	ranch Long to address a in page p)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 0 16	words 2	cycles 2	_	
	1 1 a6 a5 a4 p3 p2 p1 p0 2	1 8 p 16				
<b>•</b>			Grouping: Description	Branch ope		· Propohoo to oddrooo
Operation:	(PCH) ← (P) (PCL) ← (a6–a4, A3–A0)		Description			: Branches to address determined by replac-
	$(1 \text{ OL}) \leftarrow (a \text{ or } a \text{ or } $					its of the address a in
			Note:	page p with p is 0 to 7 f p is 0 to 15	for M34282	2M1,
BM a (Bran	ch and Mark to address a in page 2)		1			
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 a a <sub>16</sub>	1	1	-	-
Operation:	$(SK(SP)) \leftarrow (PC)$		Grouping:	Subroutine	call opera	tion
	$(SP) \gets (SP) + 1$		Description			in page 2 : Calls the
	(PCH) ← 2 (PCL) ← a6–a0			subroutine	at address	s a in page 2.



BML p, a (E	Branch and Mark Long to address a in page	e p)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition		
code	0 0 1 1 1 p3 p2 p1 p0 2 0 <sup>-</sup>	7 p <sub>16</sub>	words	cycles				
			2	2	-	_		
	1 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub> 1 a	a a <sub>16</sub>	Grouping:	Subroutine	call opera	tion		
Operation:	$(SK(SP)) \leftarrow (PC)$		Description			Calls the subroutine at		
	$(SP) \leftarrow (SP) + 1$			address a i				
	$(PCH) \leftarrow p$		Note:	p is 0 to 7 f				
	(PCL) ← a6–a0			p is 0 to 15	for M342	32M2/E2.		
BMLA p, a	(Branch and Mark Long to address a in page	ge p)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition		
code	0 0 1 0 1 0 0 0 0 2	5 0 <sub>16</sub>	words	cycles				
			2	2	-	-		
	1 0 a6 a5 a4 p3 p2 p1 p0 2 1 a	a p <sub>16</sub>	Grouping:	Subroutine call operation				
Operation:	$(SK(SP)) \leftarrow (PC)$					Calls the subroutine at		
	$(SP) \leftarrow (SP) + 1$		address (a6 a5 a4 A3 A2 A1 A0) de			A2 A1 A0) determined		
	$(PCH) \gets p$				replacing the low-order 4 bits of address n page p with register A. s 0 to 7 for M34282M1,			
	(PCL) ← (a6–a4, A3–A0)							
			Note:					
				p is 0 to 15	101 1013420	521112/E2.		
CCK (Chan	as system Clock to $f(Y_{iN})$							
Instrunction	ge system Clock to f(XIN))		Number of	Number of	Elog CV	Skin condition		
code	D8 D0 0 0 1 0 1 1 0 0 1 0 9		words	cycles	Flag CY	Skip condition		
COUC	0 0 1 0 1 1 0 0 1 2	5 9 16	1	1	-			
Operation:	Change to STCK = f(XIN)		Grouping:	Other oper	ation			
						k (STCK) from f(XIN)/8		
				-		instruction at address		
				0 in page 0	).			
CLD (CLea	r port D)							
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition		
code	0 0 0 1 0 0 1 0	1 1	words	cycles	Ū			
		16	1	1	-	_		
Operation:	(D) ← 1		Grouping:	Input/Outp	ut operatio	n		
						nigh-impedance state).		



CMA (CoM	plement of Accumulator)					
Instrunction code	D8 D0	0 1 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 1 0 16	1	1	-	_
Operation:	$(A) \leftarrow \overline{(A)}$		Grouping:	Arithmetic	operation	
			Description	: Stores the A's conten		mplement for register er A.
DEY (DEcre	ement register Y)					
Instrunction code	D8 D0	0 1 7	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$		Grouping:	RAM addre	esses	
				As a resul	t of subtra gister Y is 7	contents of register Y. action, when the con- 15, the next instruction
IAE (Input A	Accumulator from port E)					
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 5 6 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A2–A0) ← (E2–E0)		Grouping:	Input/Outp	ut operatio	
			Description	: Transfers A.	the conten	ts of port E to register
IAG (Input A	Accumulator from port G)					
Instrunction code	D8 D0 0 0 0 1 0 1 0 0 0	0 2 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	(A) ← (G)		Grouping: Description	Input/Outp Transfers t A.		n ts of port G to register

INY (INcren	nent register Y)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 1 2	0 1 3 16	1	1	-	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$		Grouping:	RAM addre		
			Description			s of register Y. As a re- hen the contents of
						e next instruction is
				skipped.		
LA n (Load	n in Accumulator)					
Instrunction code	D8 D0 0 1 0 1 1 n3 n2 n1 n0	0 B n de	Number of words	Number of cycles	Flag CY	Skip condition
		0 D II 16	1	1	_	Continuous description
Operation:	$(A) \gets n$		Grouping:	Arithmetic	operation	
	n = 0 to 15		Description		value n in	the immediate field to
				register A.	I A instruc	tions are continuously
						d, only the first LA in-
						uted and other LA
					ns code	d continuously are
				skipped.		
	Gic OPeration between accumulator a	and register E)	1			
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 0 0 0 0 1 2	0 4 1 16	1	1	-	-
Operation:	Logic operation XOR, OR, AND		Grouping:	Arithmetic	operation	
•				: Executes	the logic of	operation selected by
						ction register LO be-
						s of register A and s the result in register
				A.		
	oad register X and Y with x and y)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 1 x1 x0 y3 y2 y1 y0 2	0 C y 16	words	cycles	1.0.9 0 1	
	2	<b>+X 1</b> 6	1	1	-	Continuous description
Operation:	$(X) \leftarrow x, x = 0 \text{ to } 3$		Grouping:	RAM addre	esses	-
	$(Y) \leftarrow y, y = 0 \text{ to } 15$		Description			the immediate field to
				0		alue y in the immediate
					-	/hen the LXY instruc- y coded and executed,
						struction is executed,
						ctions coded continu-
				ously are s	kipped.	



NOP (No O	Peration)					
Instrunction code	D8 D0	0 0 0 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	$(PC) \leftarrow (PC) + 1$		Grouping:	Other oper	ation	
			Description	: No operation	on	
OEA (Outp	ut port E from Accumulator)					
Instrunction code	D8 D0	0 8 4 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	(E1, E0) ← (A1, A0)		Grouping:	Input/Outp		n of register A to port E.
	ut port G from Accumulator)			1		
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 0 0 0 0 0 2	0 8 0 16	1	1	-	-
Operation:	$(G) \gets (A)$		Grouping:	Input/Outp	ut operatio	n
			Description	: Outputs the	e contents	of register A to port G.
POF (Powe						
Instrunction code	D8         D0           0         0         0         0         1         1         0         1         2	0 0 D <sub>16</sub>	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	_
Operation:	RAM back-up		Grouping: Description	Other oper : Puts the sy		AM back-up state.



RAR (Rotat	te Accumulator Right)					
Instrunction code	D8 D0 0 0 0 0 1 1 1 0 1	0 1 D 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	0/1	_
Operation:			Grouping:	Arithmetic	operation	
			Description			ontents of register A in- of carry flag CY to the
RB j (Reset	t Bit)					
Instrunction code	D8 D0	0 4 C +j 16	Number of words	Number of cycles	Flag CY	Skip condition
		<u> </u>	1	1	-	-
Operation:	$(Mj(DP)) \leftarrow 0$		Grouping:	Bit operation	on	
	j = 0 to 3		Description			ts of bit j (bit specified e immediate field) of
RC (Reset 0	Carry flag)					
Instrunction code	D8 D0 0 0 0 0 0 0 1 1 0	0 0 6	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	0	-
Operation:	$(CY) \leftarrow 0$		Grouping:	Arithmetic		
			Description	: Clears (0)		g 0 1.
RCAR (Res	set CAR flag)					
Instrunction code	D8         D0           0         1         0         0         0         1         1         0         2	0 8 6 16	Number of words	Number of cycles	Flag CY	Skip condition
		L10	1	1	-	-
Operation:	(CAR) ← 0		Grouping: Description	Carrier way Clears (0)		operation RR output flag.
			rescription	. Crears (U)	to port CAP	



port D specified by register Y)					
D8 D0		Number of	Number of	Flag CY	Skip condition
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 1 4 16	1	1	-	
$(D(Y)) \leftarrow 0$		Grouping:	Input/Outp	ut operatio	'n
However,					oort D specified by reg-
(Y) = 0 to 7			ister Y (hig	h-impedan	nce state).
n from subroutine)					
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
$\begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \end{bmatrix}_2$	0 4 4 16	1	2	-	_
$(SP) \leftarrow (SP) - 1$		Grouping	Return one	eration	
$(PC) \leftarrow (SK(SP))$			: Returns f	rom subro	outine to the routine
rn form outprouting and Skip)					
• /		Numberof	Numberof		Cluip condition
	0 4 5	words	cycles	Flag C f	Skip condition
	16	1	2	-	Skip at uncondition
$(SP) \leftarrow (SP) - 1$		Grouping:	Return ope	eration	
$(PC) \gets (SK(SP))$		Description			
it)					
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
	<b>0 0 +</b> ] 16	1	1	-	_
$(Mj(DP)) \leftarrow 0$ j = 0  to  3		Grouping: Description	: Sets (1) the	e contents	of bit j (bit specified by rediate field) of M(DP).
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $



SC (Set Ca	rry flag)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 2	0 0 7 16	words	cycles		
			1	1	1	-
Operation:	(CY) ← 1		Grouping:	Arithmetic	operation	
•				: Sets (1) to		CY.
SCAR (Set	CAR flag)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 0 1 1 1 2	0 8 7 16	words	cycles		
		10	1	1	-	-
Operation:	(CAR) ← 1		Grouping:	Carrier wa	ve control	operation
						R output flag (CAR).
SD (Set por	rt D specified by register Y)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1	0 1 5	words	cycles		
			1	1	-	-
Operation:	$(D(Y)) \leftarrow 1$		Grouping:	Input/Outp	ut operatio	n
	(Y) = 0  to  7		Description	. ,	a bit of po	rt D specified by regis-
				ter Y.		
SEA n (Ski	p Equal, Accumulator with immediate	data n)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 2	0 2 5	words	cycles		
			2	2	-	(A) = n, n = 0 to 15
	0 1 0 1 1 n3 n2 n1 n0 2	0 B n <sub>16</sub>	Grouping:	Compariso	on operatio	n
Operation:	(A) = n ?		Description	: Skips the	next instr	uction when the con-
	n = 0 to 15				-	equal to the value n in
				the immed	iate field.	



SEAM (Skip	Equal, Accumulator with Memory)					
Instrunction code	D8 D0 0 0 1 0 0 1 0 0	0 2 6 46	Number of words	Number of cycles	Flag CY	Skip condition
		0 2 0 16	1	1	-	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?		Grouping:	Compariso	n operatio	า
			Description	: Skips the	next instru	uction when the con-
				tents of reg M(DP).	jister A is e	qual to the contents of
SNZP (Skip	if Non Zero condition of Power down	n flag)				
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(P) = 1
Operation:	(P) = 1 ?		Grouping:	Other oper	ation	
			Description			tion when P flag is "1". remains unchanged.
SNZT1 (Ski	ip if Non Zero condition of Timer 1 un	derflow flag)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 0 0 1 0 2	0 4 2 16	words 1	cycles 1	-	(T1F) = 1
Operation:	(T1F) = 1 ?		Grouping:	Timer oper	ation	
	After skipping, (T1F) ← 0		Description	: Skips the tents of T1	next instr F flag is "1	uction when the con- ." (0) to T1F flag.
SNZT2 (Ski	ip if Non Zero condition of Timer 2 ind	errupt request	flag)			
Instrunction code	D8 D0 0 0 1 0 1 0 1 0	0 5 2	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 2 16	1	1	-	(T2F) = 1
Operation:	(T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0		Grouping: Description	tents of T2	next instr F flag is "1	uction when the con- ." (0) to T2F flag.



SZB j (Skip	if Zero, Bit)					
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
Code	0 0 0 1 0 0 <u>0</u> <u>1</u> <u>0</u> <u>0</u> <u>0</u> <u>1</u> <u>0</u> <u>2</u>	0 2 j <sub>16</sub>	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0 ? j = 0 to 3		Grouping: Description	tents of bit	next instr ; j (bit spe	uction when the con- cified by the value j in of M(DP) is "0."
SZC (Skip i	f Zero, Carry flag)					
Instrunction code	D8 D0	0 2 F	Number of words	Number of cycles	Flag CY	Skip condition
		0 2 1 16	1	1	-	(CY) = 0
Operation:	(CY) = 0 ?		Grouping: Description	Arithmetic Skips the tents of car	next instr	uction when the con- is "0."
	f Zero, port D specified by register Y)					
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 2 4 <sub>16</sub> 0 2 B <sub>16</sub>	Number of words 2	Number of cycles 2	Flag CY	Skip condition (D(Y)) = 0 (Y) = 4  to  7
Operation:	(D(Y)) = 0? (Y) = 4  to  7		Grouping: Description	Input/Outp Skips the r D specified	next instruc	ction when a bit of port
T1AB (Tran	sfer data to timer 1 and register R1 fro	m Accumulat	tor and regi	ister B)		
Instrunction code	D8 D0	0 4 7	Number of words	Number of cycles	Flag CY	Skip condition
		<u> </u>	1	1	-	_
Operation:	at timer 1 stop (V10=0) (R17-R14) $\leftarrow$ (B), (R13-R10) $\leftarrow$ (A) (T17-T14) $\leftarrow$ (B), (T13-T10) $\leftarrow$ (A) at timer 1 operating (V10=1) (R17-R14) $\leftarrow$ (B), (R13-R10) $\leftarrow$ (A)		Grouping: Description	tents of reg and reload At timer 1	stop (V10 = gister A an register R operating f register	= 0), transfers the con- d register B to timer 1 1. (V10 = 1), transfers the A and register B to re-

T2AB (Trar	nsfer data to timer 2 and register R2L	from Accumul	ator and re	gister B)		
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 1 0 0 0	0 8 8 16	words	cycles		
			1	1	-	-
Operation:	$(R2L7-R2L4) \leftarrow (B)$		Grouping:	Timer oper	ation	
	$(R2L3\text{-}R2L0) \leftarrow (A)$		Description	: Transfers t	the conten	ts of registers A and B
	(T27−T24) ← (B)			to timer 2 a	and timer 2	reload register R2L.
	(T23−T20) ← (A)					
			or D)			
IZHAB (11)	ansfer data to register R2H Accumula	ator from regist		Number of	Flog CV	Chip condition
code	D8 D0	0 8 9 16	Number of words	cycles	Flag CY	Skip condition
		0 0 0 16	1	1	-	-
Operation:	$(R2H7-R2H4) \leftarrow (B)$		Grouping:	Timer oper	ation	
	$(R2H3\!\!-\!\!R2H0) \leftarrow (A)$		Description			nts of register A and
				register B t	to reload re	egister R2H.
T2R2L (Tra	ansfer data to timer 2 from register R2	2L)	I			
Instrunction	D8 D0	,	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 1 0 0 1 1	0 5 3 16	words	cycles		
			1	1	-	-
Operation:	(T27–T24) ← (R2L7–R2L4)		Grouping:	Timer oper	ation	
-	$(T23-T20) \leftarrow (R2L3-R2L0)$					nts of reload register
				R2L to time	er 2.	
TAB (Trans	fer data to Accumulator from register	r B)				
Instrunction	D8 D0	,	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 0	0 1 E 16	words	cycles	_	
		0 1 <u>1</u> 16	1	1	-	-
Operation:	$(A) \leftarrow (B)$		Grouping:	Register to	register tr	ansfer
•			Description	: Transfers	the conten	ts of register B to reg-
				ister A.		



TAB1 (Tran	sfer data to Accumulator and registe	r B from timer	1)				
Instrunction code	D8 D0 0 0 1 0 1 0 1 1 1	0 5 7	Number of words	Number of cycles	Flag CY	Skip condition	
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	16	1	1	-	_	
Operation:	(B) ← (T17–T14)		Grouping:	Timer oper	ation		
	$(A) \leftarrow (T13-T10)$					ts of timer 1 to regis-	
				ters A and	В.		
TAB2 (Tran	sfer data to Accumulator and registe	r B from timer 2	2)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 0 0 0 0 0 0	0 4 0	words	cycles	Ŭ	•	
		16	1	1	-	-	
Operation:	(B) ← (T27–T24)		Grouping:	Timer oper	ation		
-	(A) ← (T23–T20)		Description			ts of timer 2 to regis-	
				ters A and	В.		
	nsfer data to Accumulator and registe	r B from registe	,	Number of	Flog CV		
Instrunction			Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 1 0 1 0 1 0 2	0 2 A 16	1	1	-	_	
Operation:	$(B) \leftarrow (ER7\text{-}ER4)$		Grouping:	Register to	rogistor tr	pofor	
operation.	$(A) \leftarrow (ER3 - ER0)$		Description	-	-	s of register E to reg-	
				isters A and		o o og.o.oo . og	
	ansfer data to Accumulator and regis	ter B from Proo	1		. ,		
Instrunction code	D8         D0           0         1         0         0         1         p3         p2         p1         p0         2	0 9 p	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	3		-	
Operation:	$SK(SP)$ $\leftarrow$ (PC), (SP) $\leftarrow$ (SP) + 1		Grouping:	Arithmetic	operation		
	$(PCH) \leftarrow p, p = 0 \text{ to } 7, (PCL) \leftarrow (DR_2 - DR_0, A)$ When URS = 0.	(3—A0)	Description		aiotor D on	d hita 2 ta 0 ta ragiatar	
	(B) $\leftarrow$ (ROM(PC))7 to 4, (A) $\leftarrow$ (ROM(PC))3 to	0				d bits 3 to 0 to register nese bits 7 to 0 are the	
	When URS = 1, $(200)$					DR0 A3 A2 A1 A0) speci-	
	$(CY) \leftarrow (ROM(PC))_8$ (B) $\leftarrow (ROM(PC))_7$ to 4, (A) $\leftarrow (ROM(PC))_3$ to	0	fied by regis	ters A and D i	n page p.		
	$(B) \leftarrow (ROM(PC))/104, (A) \leftarrow (ROM(PC))/310$ $(SP) \leftarrow (SP) - 1, (PC) \leftarrow (SK(SP))$	0	Transfers bit	8 of ROM pat	tern is tran	sferred to flag CY when	
Note:	p is 0 to 7 for M34282M1,		URS flag is set to "1" (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)				
	p is 0 to 15 for M34282M2/E2.		Une of stack	is used when t	ne IABP pi	nstruction is executed.)	



TAM j (Trar	nsfer data to Accumulator from Memo	ory)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 0 1 j1 j0 <sub>2</sub>	0 6 4 16	words 1	cycles 1	_	
Operation:	$(A) \leftarrow (M(DP))$		Grouping:	RAM to rec		
	$(X) \leftarrow (X) EXOR(j)$		Description		-	contents of M(DP) to
	j = 0 to 3			-		sive OR operation is
				•		egister X and the value eld, and stores the re-
				sult in regis		
				Sut in regi	5tor 7t.	
TAY (Trans	fer data to Accumulator from register	· Y)				
Instrunction	D8 D0	• /	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \end{bmatrix}_2$	0 1 F 16	words	cycles		-
			1	1	-	-
Operation:	$(A) \gets (Y)$		Grouping:	Register to	register tr	ansfer
			Description	: Transfers t	he content	s of register Y to regis-
				ter A.		
TBA (Trans	fer data to register B from Accumula	tor)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0	0 0 E 16	words	cycles		
			1	1	-	-
Operation:	$(B) \gets (A)$		Grouping:	Register to	register tr	ansfer
•			Description			s of register A to regis-
			_	ter B.		
	fer data to register D from Accumula	itor)	1			
Instrunction	D8 D0	[]	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 2	0 2 9 16				
			1	1	-	_
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$		Grouping:	Register to	register tr	ansfer
			Description	: Transfers t	he content	s of register A to regis-
				ter D.		



TEAB (Trai	nsfer data to register E from Accumu	lator and regist	er B)			
Instrunction code	D8 D0	0 1 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 1 <u>A</u> 16	1	1	-	_
Operation:	$(ER7-ER4) \leftarrow (B)$		Grouping:	Register to	register tr	ansfer
	(ER3–ER0) ← (A)		Description	-	the conte	nts of register A and
TLOA (Trai	nsfer data to register LO from Accum	ulator)				
Instrunction code	D8 D0	0 5 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 5 0 16	1	1	-	-
Operation:	$(LO1, LO0) \leftarrow (A1, A0)$		Grouping:	Other oper	ation	
			Description		he content	s of register A to logic
TPU0A (Tra	ansfer data to register PU0 from Acc	umulator)				
Instrunction code	D8 D0 0 1 0 0 0 1 1 1 1 2	0 8 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		10	1	1	-	-
Operation:	(PU03–PU00) ← (A3–A0)		Grouping:	Other oper		
			Description	: Transfers t		ts of register A to pull- J0.
TPU1A (Tra	ansfer data to register PU1 from Acc	umulator)				
Instrunction code	D8 D0 0 1 0 0 0 1 1 0	0 8 E	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	(PU13–PU10) ← (A3–A0)		Grouping:	Other oper		
			Description	: Transfers t up control		ts of register A to pull- J1.



D8 D0					
		Number of words	Number of cycles	Flag CY	Skip condition
0 0 1 0 1 0 1 1 1 1	0 5 B 16	1	1	_	_
$(V12-V10) \leftarrow (A2-A0)$		Grouping:	Timer oper	ation	
					s of register A to regis-
nsfer data to register V2 from Accum	ulator)				
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
2	16	1	1	-	_
(V23−V20) ← (A3−A0)		Grouping:	Timer oper	ation	
		Description	: Transfers t ter V2.	he contents	s of register A to regis-
	or)		1		
D8 D0		Number of words	Number of cvcles	Flag CY	Skip condition
	0 0 C 16	1	1	-	-
$(Y) \gets (A)$		Grouping:		-	
		Description	ter Y.	ne contents	s of register A to regis-
s Upper ROM Code reference enable	e flag)				
D8 D0	0 8 2	Number of words	Number of cycles	Flag CY	Skip condition
2	16	1	1	-	_
(URS) ← 1		Grouping: Description	: Sets the m	ost signific	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$



WRST (Wa	tchdog timer ReSeT)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1	0 0 F	words	cycles		
		16	1	1	-	-
Operation:	$(WDF1) \leftarrow 0$		Grouping:	Other oper	ation	
			Description	: Initializes t	he watchd	og timer flag (WDF1).
		ta)				
Instrunction	change Accumulator and Memory da	ita)	Number of	Number of	Flag CY	Skip condition
code		0 6 j	words	cycles	Flag CT	Skip condition
	0 0 1 1 0 0 0 1 1 10 2	16 0 0 1	1	1	-	_
Operation:	$(A) \leftarrow \to (M(DP))$		Grouping:	RAM to reg	gister trans	sfer
	$(X) \leftarrow (X) EXOR(j)$		Description			e contents of M(DP)
	j = 0 to 3			with the co	ntents of r	egister A, an exclusive
						ormed between regis-
						in the immediate field, in register X.
				and stores	ine resuit	in register A.
XAMD j (e)	Change Accumulator and Memory d	lata and Decren	nent registe	er Y and sk	ip)	
Instrunction	D8D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 1 1 j1 j0 <sub>2</sub>	0 6 C +j 16	words	cycles		
		<u> </u>	1	1	-	(Y) = 15
Operation:	$(A) \leftarrow \rightarrow (M(DP))$		Grouping:	RAM to reg		
	$(X) \gets (X)EXOR(j)$		Description			e contents of M(DP) egister A, an exclusive
	j = 0 to 3					ormed between regis-
	$(Y) \leftarrow (Y) - 1$					in the immediate field, in register X.
						contents of register Y.
						action, when the con-
				is skipped.	jister Y is '	15, the next instruction
XAMI j (eXa	change Accumulator and Memory da	ata and Increme	nt register	Y and skip)	)	
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 1 0 j1 j0 <sub>2</sub>	0 6 8 +j 16	words	cycles		()() 0
			1	1	_	(Y) = 0
Operation:	$(A) \longleftrightarrow (\mathsf{M(DP))}$		Grouping:	RAM to reg	gister trans	fer
	$(X) \gets (X)EXOR(j)$		Description			e contents of M(DP) egister A, an exclusive
	j = 0 to 3					ormed between regis-
	$(Y) \leftarrow (Y) + 1$			ter X and th	he value j	in the immediate field,
						in register X. s of register Y. As a re-
				sult of ad	dition, w	hen the contents of
				register Y skipped.	is 0, the	e next instruction is
			1	onippeu.		



Parameter	r					lı	nstru	ictio	n cc	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do		adeo otati	cimal on	Number of words	Number of cycles	Function
	ТАВ	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
er	тва	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \gets (A)$
r transf	ТАҮ	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
egiste	τγΑ	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \gets (A)$
Register to register transfer	ТЕАВ	0	0	0	0	1	1	0	1	0	0	1	А	1	1	$(ER_7-ER_4) \leftarrow (B) \ (ER_3-ER_0) \leftarrow (A)$
Regis	TABE	0	0	0	1	0	1	0	1	0	0	2	А	1	1	$(B) \leftarrow (ER_7 - ER_4) \ (A) \leftarrow (ER_3 - ER_0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	<b>X</b> 1	<b>X</b> 0	уз	<b>y</b> 2	<b>у</b> 1	уo	0	C +x		1		$\begin{array}{l} (X) \leftarrow x,  x = 0 \text{ to } 3 \\ (Y) \leftarrow y,  y = 0 \text{ to } 15 \end{array}$
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
RA	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1		$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \end{array}$
ansfer	XAM j	0	0	1	1	0	0	0	j1	јо	0	6	j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \end{array}$
RAM to register transfer	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \\ (Y) \leftarrow (Y) - 1 \end{array}$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \\ (Y) \leftarrow (Y) + 1 \end{array}$

# MACHINE INSTRUCTIONS (INDEX BY FUNCTION)



Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
_	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.

Parameter						Ir	nstru	uctio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		kadeo otati		Number of words	Number of cycles	Function
	LA n	0	1	0	1	1	nз	n2	N1	<b>n</b> o	0	В	n	1		$(A) \leftarrow n$ n = 0 to 15
	TABP p	0	1	0	0	1	рз	p2	pı	po	0	9	р	1	3	$\begin{split} n &= 0 \text{ to } 15 \\ (SK(SP)) \leftarrow (PC) \\ (SP) \leftarrow (SP) + 1 \\ (PCH) \leftarrow p, p = 0 \text{ to } 7 \text{ (Note)} \\ (PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0) \\ When URS = 0, \\ (B) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ When URS = 1, \\ (CY) \leftarrow (ROM(PC))_8 \\ (B) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ (SP) \leftarrow (SP) - 1 \\ (PC) \leftarrow (SK(SP)) \end{split}$
uo	АМ	0	0	0	0	0	1	0	1	0	0	0	A	1		$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1		$(A) \leftarrow (A) + (M(DP))+ (CY)$ $(CY) \leftarrow Carry$
Arithn	A n	0	1	0	1	0	nз	N2	N1	no	0	A	n	1		$(A) \leftarrow (A) + n$ n = 0 to 15
	SC	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \to (A)$
	RAR	0	0	0	0	1	1	1	0	1	0	1	D	1	1	$\rightarrow$ CY $\rightarrow$ A3A2A1A0
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND

## MACHINE INSTRUCTIONS (CONTINUED)

Note: p is 0 to 7 for M34282M1, p is 0 to 15 for M34282M2/E2.



Skip condition	Carry flag CY	Detailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	- 0/1	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)
_	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.

Parameter	r	Instruction code									er of ds	er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		adeo otati		Number of words	Number of cycles	Function
	SB j	0	0	1	0	1	1	1	j1	jo	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
° ٽ		0	1	0	1	1	<b>N</b> 3	n2	N1	no	0	В	n			
	Ва	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	8 +a	а	1	1	(PC∟) ← a6–a0
	BL p, a	0	0	0	1	1	рз	p2	p1	po	0	3	р	2	2	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$
eration		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	aı	<b>a</b> 0	1	8 +a	а			(Note)
Branch operation	BA a	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6–a4, A3–A0)
Brar		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	aı	<b>a</b> 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(РСн) ← р (РС∟) ← (а6–а4, Аз–Ао)
		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p2	p1	po	1	8 +a	р			(Note)

## MACHINE INSTRUCTIONS (CONTINUED)

Note: p is 0 to 7 for M34282M1, p is 0 to 15 for M34282M2/E2.

Skip condition	Carry flag CY	Detailed description
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
-	-	Branch within a page : Branches to address a in the identical page.
_	_	Branch out of a page : Branches to address a in page p.
-	_	Branch within a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low- order 4 bits of the address a in the identical page with register A.
-	_	Branch out of a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low- order 4 bits of the address a in page p with register A.

Parameter		Instruction code							de				er of ds er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex nc	adeo otati		Number of words	Number of cycles	Function	
	BM a	1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_{6}-a_{0}$	
peration	BML p, a	0	0	1	1	1	рз	p2	p1	po	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$	
Subroutine operation		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	а	а			$(PCL) \leftarrow a_{6}-a_{0}$ (Note)	
Su	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$	
		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p2	p1	po	1	а	р			(PCH) ← p (PCL) ← (a6–a4, A3–A0) (Note)	
beration	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$	
Return operation	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$	
	T1AB	0	0	1	0	0	0	1	1	1	0	4	7	1	1	at timer 1 stop (V10=0) (R17-R14) $\leftarrow$ (B), (R13-R10) $\leftarrow$ (A) (T17-T14) $\leftarrow$ (B), (T13-T10) $\leftarrow$ (A) at timer 1 operating (V10=1) (R17-R14) $\leftarrow$ (B), (R13-R10) $\leftarrow$ (A)	
	TAB1	0	0	1	0	1	0	1	1	1	0	5	7	1	1		
peratic	TV1A	0	0	1	0	1	1	0	1	1	0	5	В	1	1	$(V12-V10) \leftarrow (A2-A0)$	
Timer operation	SNZT1	0	0	1	0	0	0	0	1	0	0	4	2	1	1	(T1F) = 1 ? After skipping the next instruction (T1F) $\leftarrow 0$	
	Т2АВ	0	1	0	0	0	1	0	0	0	0	8	8	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B),$ $(T23-T20) \leftarrow (A)$	

## MACHINE INSTRUCTIONS (CONTINUED)

Note : p is 0 to 7 for M34282M1, and p is 0 to 15 for M34282M2/E2.



Skip condition	Carry flag CY	Detailed description
-	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	_	Call the subroutine : Calls the subroutine at address a in page p.
_	_	Call the subroutine : Calls the subroutine at address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of address a in page p with register A.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
-	-	At timer 1 stop (V1 $_0$ = 0), transfers the contents of register A and register B to timer 1 and reload
		register R1.
		At timer 1 operating (V1 <sub>0</sub> = 1), transfers the contents of register A and register B to reload register R1.
-	-	Transfers the contents of timer 1 to registers A and B.
-	-	Transfers the contents of register A to registers V1.
(T1F) = 1	-	
		Skips the next instruction when the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
_	_	Transfers the contents of register A and register B to timer 2 and reload register R2L.

Parameter		Instruction code								de				er of ts er of ss				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hexa no	adeo tati		Number of words	Number of cycles	Function		
	TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	(B) ← (T27–T24), (A) ← (T23–T20)		
	TV2A	0	0	1	0	1	1	0	1	0	0	5	A	1	1	(V23−V20) ← (A3−A0)		
Timer operation	SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1 ? After skipping the next instruction (T2F) $\leftarrow 0$		
Timer	T2HAB	0	1	0	0	0	1	0	0	1	0	8	9	1	1	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$		
	T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$		
e tion	SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1		
Carrier wave control operation	RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0		
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	$(D) \leftarrow 0$		
	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0  to  7		
	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0  to  7		
L L	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?		
Input/Output operation		0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 4  to  7		
Dutput c	OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)		
Input/C	IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	(A2−A0) ← (E2−E0)		
	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \gets (A)$		
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \gets (G)$		

# MACHINE INSTRUCTIONS (CONTINUED)



Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of timer 2 to registers A and B.
-	-	Transfers the contents of register A to registers V2.
(T2F) = 1	-	Skips the next instruction when the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
-	_	Transfers the contents of register A and register B to reload register R2H.
-	-	Transfers the contents of reload register R2L to timer 2.
-	-	Sets (1) to port CARR output flag (CAR).
_	_	Clears (0) to port CARR output flag (CAR).
_	-	Clears (0) to port D (high-impedance state).
-	-	Clears (0) to a bit of port D specified by register Y (high-impedance state).
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 (Y) = 4 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0."
-	_	Outputs the contents of register A to port E.
_	-	Transfers the contents of port E to register A.
_	-	Outputs the contents of register A to port G.
_	-	Transfers the contents of port G to register A.



Parameter			Instruction code							de				er of Is er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		adeo otati	cimal on	Number of words	Number of cycles	Function		
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$		
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up		
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?		
Other operation	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)		
Other of	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(LO1, LO0) \leftarrow (A1, A0)$		
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1		
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	$(PU03-PU00) \leftarrow (A3-A0)$		
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Е	1	1	(PU13–PU10) ← (A3–A0)		
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	$(WDF1) \leftarrow 0$		



Skip condition	Carry flag CY	Detailed description
-	-	No operation
_	-	Puts the system in RAM back-up state.
(P) = 1	_	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
_	-	System clock (STCK) changes to f(XIN) from f(XIN)/8. Execute this CCK instruction at address 0 in page 0.
-	-	Transfers the contents of register A to the logic operation selection register LO.
-	-	Sets the most significant ROM code reference enable flag (URS) to "1."
_	-	Transfers the contents of register A to register PU0.
_	-	Transfers the contents of register A to register PU1.
-	-	Initializes the watchdog timer flag (WDF1).



INSTRUCTION	CODE TABLE
-------------	------------

N,	D8–D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000	11000
	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001		01011	01100	01101	01110	01111	10111	11111
D3- D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	ВМ	В
0001	1	BA	CLD	SZB 1	BL	LGOP		XAM 1	BML	_	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	BM	в
0010	2	—	—	SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	BM	в
0011	3	SNZP	INY	SZB 3	BL		T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	BM	в
0100	4	_	RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	BM	в
0101	5	_	SD	SEAn	BL	RTS	_	TAM 1	BML	_	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	BM	в
0110	6	RC	_	SEAM	BL	_	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	BM	в
0111	7	SC	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	BM	в
1000	8		—	IAG	BL*		TLOA	XAMI 0	BML*	T2AB	TABP 8*	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	BM	в
1001	9		_	TDA	BL*		ССК	XAMI 1	BML*	T2HAB	TABP 9*	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	BM	в
1010	А	АМ	TEAB	TABE	BL*	_	TV2A	XAMI 2	BML*	_	TABP 10*	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	BM	в
1011	В	AMC	—	_	BL*		TV1A	XAMI 3	BML*	_	TABP 11*	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	BM	в
1100	С	TYA	CMA		BL*	RB 0	SB 0	XAMD 0	BML*	_	TABP 12*	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	BM	в
1101	D	POF	RAR	—	BL*	RB 1	SB 1	XAMD 1	BML*	_	TABP 13*	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	BM	в
1110	E	ТВА	TAB		BL*	RB 2	SB 2	XAMD 2	BML*	TPU1A	TABP 14*	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	BM	В
1111	F	WRST	TAY	SZC	BL*	RB 3	SB 3	XAMD 3	BML*	TPU0A	TABP 15*	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	BM	в

The above table shows the relationship between machine language codes and machine language instructions.  $D_3-D_0$  show the low-order 4 bits of the machine language code, and  $D_8-D_4$  show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "-."

The codes for the second word of a two-word instruction are described below.

	The second word										
BL	1	1 a a a	aaaa								
BML	1	0 a a a	aaaa								
BA	1	1 a a a	аааа								
BLA	1	1 a a a	рррр								
BMLA	1	0 a a a	рррр								
SEA	0	1011	nnnn								
SZD	0	0010	1011								

\* cannot be used in the M34282M1.

## **REGISTER STRUCTURE**

Timer control register V1		at reset : 0002		at RAM back-up : 0002	W	
		0	Auto-control output by timer 1 is invalid			
V12	Carrier wave output auto-control bit	1 Auto-control output by timer 1 is valid		by timer 1 is valid		
V11	Timer 1 count source selection bit	0	Carrier wave output (CARRY)			
VI1		1	Bit 5 of watchdog timer (WDT)			
\/ <b>4</b> -	Timer 4 control hit	0	Stop (Timer 1 state retained)			
V10	Timer 1 control bit	1	Operating			

Timer control register V2		at reset : 00002		at RAM back-up : 00002	W			
V23	Corrier ways "H" interval expansion bit	0	To expand "H" inte	To expand "H" interval is invalid				
VZ3	Carrier wave "H" interval expansion bit	1	To expand "H" inte	rval is valid (when V22=1 selected)				
1/2-	Corrige ways concration function control bit	0	Carrier wave gener	ation function invalid				
V22	Carrier wave generation function control bit	1	Carrier wave generation function valid					
1/2.	Timer 2 count course coloction hit	0	f(XIN)					
V21	Timer 2 count source selection bit	1	f(XIN)/2					
1/0	Times O sented bit	0	Stop (Timer 2 state retained)					
V20	Timer 2 control bit	1	Operating					

Lo	gic operation selection register LO	at reset : 002		t reset : 002	at RAM back-up : 002	W
		LO1	LO <sub>0</sub>		Logic operation function	
LO1			0	Exclusive logic OR operation (XOR)		
	Logic operation selection bits	0	1	OR operation (OR)		
LOo	LOo		0	AND operation (AND)		
		1	1	Not available		

	Pull-down control register PU0		reset : 00002	at RAM back-up : state retained	W
PU03	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid		
P003	bit	1	1 Pull-down transistor ON, key-on wakeup valid		
PU02	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control	0 Pull-down transistor OFF, key-on wakeup invalid		r OFF, key-on wakeup invalid	
P002	bit	1	Pull-down transisto	r ON, key-on wakeup valid	
PU01	Port Ex pull down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid		
F 001	Port E1 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid	
PU00	Port Ex pull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
F 000	Port E <sub>0</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		

Pull-down control register PU1		at reset : 00002		at RAM back-up : state retained W	V
PU13		0	Pull-down transisto	r OFF, key-on wakeup invalid	
P013	Port D7 pull-down transistor control bit	III-down transistor control bit 1 Pull-down transistor ON, key-on wakeup valid		r ON, key-on wakeup valid	
DU4-	Port D6 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PU12		1	Pull-down transistor ON, key-on wakeup valid		
PU11	Port D- pull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PUII	Port D <sub>5</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU10		0	Pull-down transistor OFF, key-on wakeup invalid		
P010	Port D <sub>4</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		–0.3 to 5	V
Vi	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

## **RECOMMENDED OPERATING CONDITIONS**

 $(Ta = -20 \degree C \text{ to } 85 \degree C, VDD = 1.8 V \text{ to } 3.6 V, \text{ unless otherwise noted})$ 

Cumphiel	Da	Parameter			Limits		1.1
Symbol	Pa	Irameter	Conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage			1.8		3.6	V
Vram	RAM back-up voltage (at	RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage				0		V
Vін	"H" level input voltage Po	orts D4–D7, E, G	Vdd = 3.0 V	0.7Vdd		Vdd	V
Viн	"H" level input voltage Xir	١	Vdd = 3.0 V	0.8Vdd		Vdd	V
VIL	"L" level input voltage Po	rts D4–D7, E, G	Vdd = 3.0 V	0		0.2Vdd	V
VIL	"L" level input voltage XIN	l	Vdd = 3.0 V	0		0.2Vdd	V
loн(peak)	"H" level peak output curr	rent Ports D, E1, G	Vdd = 3.0 V			-4	mA
loн(peak)	"H" level peak output curr	rent Port Eo	Vdd = 3.0 V			-24	mA
loн(peak)	"H" level peak output curr	rent CARR	Vdd = 3.0 V			-20	mA
loL(peak)	"L" level peak output curr	ent CARR	Vdd = 3.0 V			4	mA
Іон(avg)	"H" level average output	current Ports D, E1, G	Vdd = 3.0 V			-2	mA
Іон(avg)	"H" level average output	current Port Eo	Vdd = 3.0 V			-12	mA
Іон(avg)	"H" level average output	current CARR	Vdd = 3.0 V			-10	mA
lo <sub>L</sub> (avg)	"L" level average output of	current CARR	Vdd = 3.0 V			2	mA
f(XIN)	System clock frequency	when STCK = $f(X_{IN})/8$ selected	Ceramic resonance			4	MHz
		when STCK = f(XIN) selected	Ceramic resonance			500	kHz
Vdet	Voltage drop detection ci	rcuit detection voltage		1.10		1.80	V
			Ta=25 °C	1.40	1.50	1.56	1
TDET	Voltage drop detection ci	rcuit low voltage	When supply voltage passes		0.2	1.2	ms
	determination time		the detected voltage at $\pm$ 50V/s.				
TPON	Power-on reset circuit va	lid power source rising time	VDD = 0 to 2.2 V			1	ms

Note: The average output current ratings are the average current value during 100 ms.

## **ELECTRICAL CHARACTERISTICS**

(Ta =  $-20 \degree C$  to 85  $\degree C$ , VDD = 3 V, unless otherwise noted)

Sumbol	Deremeter	Toot conditions		Unit			
-,		Test conditions	Min.	Тур.	Max.	Unit	
Vol	"L" level output voltage Port CARR	lo∟ = 2 mA			0.9	V	
Vol	"L" level output voltage Xout	IoL = 0.2 mA			0.9	V	
Vон	"H" level output voltage Ports D, E1, G	Іон = –2 mA	2.1			V	
Vон	"H" level output voltage Port Eo	Іон = –12 mA	1.5			V	
Vон	"H" level output voltage CARR	Іон = –10 mA	1.0			V	
Vон	"H" level output voltage Xou⊤	Іон = -0.2 mA	2.1			V	
lı∟	"L" level input current Ports D4–D7, E, G	VI = VSS			-1	μA	
Ін	"H" level input current Ports E0, E1	VI = VDD			1	μA	
		Pull-down transistor in off-state					
loz	Output current at off-state Ports D, E0, E1, G	Vo = Vss			-1	μA	
Idd	Supply current (when operating)	$f(X_{IN}) = 4.0 \text{ MHz}$		400	800	μA	
		f(XIN) = 500  kHz		250	500	μA	
	Supply current (at RAM back-up)			1	3	μA	
		Ta = 25 °C		0.1	0.5	μA	
Rрн	Pull-down resistor value Ports D4-D7, E, G	VDD = 3 V, VI = 3 V	75	150	300	kΩ	
Rosc	Feedback resistor value between XIN-XOUT		700		3200	kΩ	

## BASIC TIMING DIAGRAM

Parameter	Machine cycle Pin name	Mi	Mi	+1	
System clock	STCK				
Ports D, E, G output	D0–D7,E0,E1 G0–G3				X
Ports D, E, G input	D4–D7 E0–E2 G0–G3			X	

## **BUILT-IN PROM VERSION**


In addition to the mask ROM versions, the 4282 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

### Table 10 Product of built-in PROM version

Table 10 shows the product of built-in PROM version. Figure 29 and 30 show the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.


Table TO Froduct of buil										
Part number	PROM size	RAM size	Package	ROM type						
Fait number	(X 9 bits)	(X 4 bits)	гаскауе	ком туре						
M34282E2GP	2048 words	64 words	20P2E/F-A	One Time PROM [shipped in blank]						



### (1) PROM mode (serial input/output)

The M34282E2GP has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM and VPP to "H" after connecting wires as shown in Figure 30 and powering on the VDD pin, and then applying 12.5V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first). As for the Development tools, refer to the Developer Tools (http://www.renesas.com/en/tools) of "Renesas Technology Corp." Homepage.



### (2) Functional outline

In the PROM mode, data is transferred with the clocksynchronous serial input/output. The input data is read through the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse. The output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is transferred in units of 8 bits.

### Table 11 Software command

In the first transfer, the command code is input. Then, address input or data input/output is performed according to the contents of the command code. Table 11 shows the software command used in the PROM mode. The following explains each software command.


Number of transfer Command	First command code input	Second	Third	Fourth
Read 1516		Read address L (input)	Read address H (input)	Read data L (output)
Program	2516	Program address L (input)	Program address H (input)	Program data L (input)
Program verify	3516	Program address L (input)	Program address H (input)	Program data L (input)

Number of transfer	Fifth	Civith	Coverth	
Command	Film	Sixth	Seventh	
Read	Read data H (output)			
Program	Program data H (input)			
Program verify	Program data H (input)	Verify data L (output)	Verify data H (output)	

#### (3) Read

Input the command code 15<sub>16</sub> in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the  $\overrightarrow{PGM}$  pin to "L." When this is done, the contents of input address is read and stored into the internal data latch.


When the PGM pin is released back to "H" and serial clock is input to the SCLK pin, the low-order 8 bits and high-order 8 bits of read data which have been stored into the data latch, are serially output from the SDA pin.



### (4) Program

Input command code 2516 in the first transfer. Proceed and input the low-order 8 bits and high-order 8 bits of the address and the low-order 8 bits and high-order 8 bits of program data,

and pull the PGM pin to "L." When this is done, the program data is programmed to the specified address.



#### Fig. 32 Timing at programming

#### (5) Program verify

Input command code 3516 in the first transfer. Proceed and input the low-order 8 bits and high-order 8 bits of the address and the low-order 8 bits and high-order 8 bits of program data, and pull the  $\overline{PGM}$  pin to "L." When this is done, the program data is programmed to the specified address. Then, when the  $\overline{PGM}$  pin is pulled to "L" again after it is released back to "H," the address programmed with the program command is read

and verified and stored into the internal data latch. When the  $\overline{PGM}$  pin is released back to "H" and serial clock is input to the SCLK pin, the verify data that has been stored into the data latch is serially output from the SDA pin.





Fig. 33 Timing at program verifying



## **PROGRAM ALGORITHM FLOW CHART**




## TIMING REQUIREMENT CONDITION AND SWITCHING CHARACTERISTICS

 $(Ta = 25 \ ^{\circ}C, \ VDD = 4.0 \ V, \ VPP = 12.5 \ V)$ 

Symbol	Parameter	Limits		Unit	
	Falanielei	Min.	Max.	Unit	
tсн	Serial transfer width time	2.0		μs	
tCR	Read wait time after transfer	2.0		μs	
twr	Read pulse width	500		ns	
trc	Transfer wait time after read	2.0		μs	
tCP	Program wait time after transfer	2.0		μs	
twp	Program pulse width	0.19	0.21	ms	
towp	Added program pulse width	0.19	5.25	ms	
tc(ck)	SCLK input cycle time	1.0		μs	
tw(CKH)	SCLK "H" pulse width	450		ns	
tw(CKL)	SCLK "L" pulse width 450				
tr(CK)	SCLK rising time		ns		
tf(CK)	SCLK falling time 40				
td(C–Q)	SDA output delay time 0 180			ns	
th(C–Q)	SDA output hold time 0				
th(C–E)	SDA output hold time (only for 16th bit)		ns		
tsu(D–C)	SDA input set-up time		ns		
th(C–D)	SDA input hold time	180		ns	

## TIMING DIAGRAM



Measurement condition Output timing voltage: VoL = 0.8 V, VOH = 2.0 V Input timing voltage: VIL = 0.2 VDD, VIH = 0.8 VDD

### (6) Notes on handling

- ① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 34 before using is recommended.





Fig. 34 Flow of writing and test of the product shipped in blank



## **PACKAGE OUTLINE**

## 20P2E/F-A





# **REVISION HISTORY**

# 4282 Group Data Sheet

Rev.	Date		Description		
		Page	Summary		
1.00	Jul. 23, 2003	-	First edition issued		
1.10	Jul. 25, 2000	12	(2) Precautions revised.		
		13	(3) Timer 1, (4) Timer 2 revised.		
		22	③ Timer revised		
1.20	Aug. 23, 2000	7	Character fonts errors revised.		
		8	Character fonts errors revised.		
		14	Character fonts errors revised.		
		18	Character fonts errors revised.		
		21	Character fonts errors revised.		
1.30	Jul. 03, 2001	All pages	"PRELIMINARY Notice: This is not a final specification. Some parametric limits are		
			subject to change." eliminated.		
		1	Product name table; "Under development" eliminated.		
		9	48 words X 4 bits ( <u>128</u> bits) $\rightarrow$ 48 words X 4 bits ( <u>192</u> bits)		
		21	ROM ORDERING METHOD revised.		
		61	"Mitsubishi Microcomputer Development Support Tools" Hompage		
			(http://www.tool-spt.m <u>es</u> c.co.jp/index_e.htm)		
			→ (http://www.tool-spt.m <u>ae</u> c.co.jp/index_e.htm)		
1.31	Feb. 12, 2003	17	(2) Note on power-on reset added.		
		18	Note on voltage drop detection circuit added.		
		21	ROM ORDERING METHOD revised.		
		22	Note on power-on reset and Note on voltage drop detection circuit added.		
		61	Introducing development tools revised.		
1.32	Feb. 20, 2004	12	Register V2 revised.		
		18	Fig.22 revised.		
		22	Fig.28 revised.		
		57	Register V2 revised.		
1.33	Mar. 18, 2004	18	Note on voltage drop detection circuit revised.		
		22	Note on voltage drop detection circuit revised.		
1					
1					

### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. vintual tradications or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for an authorized Renesas Technology Corp. product set over here as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for the information contained herein.
  When using any or all of the information contained in these materia

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
   8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

©2000, 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0

http://www.renesas.com