

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

APPLICATION NOTE**Using Output Compare Function to Output Pulses
with Different Phases****Introduction**

Two pulses, each with a 50% duty cycle are output with an arbitrary phase difference by the output compare function of timer W, as shown in figure 1.1.

Target Device

H8/300H Tiny Series H8/3664

Contents

1. Specifications	3
2. Description of Functions Used.....	4
3. Description of Operations	8
4. Description of Software	9
4.1 Description of Modules.....	9
4.2 Description of Arguments.....	9
4.3 Description of Internal Registers.....	9
4.4 Description of RAM.....	11
5. Flowcharts	11
6. Program Listing.....	13

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Copyright © Hitachi, Ltd., 2003. All rights reserved.

1. Specifications

1. Two pulses, each with a 50% duty cycle are output with an arbitrary phase difference by the output compare function of timer W, as shown in figure 1.1.
2. Pulses with an arbitrary phase difference are output from the FTIOA and FTIOB pins.
3. The pulse cycle is set in general register A (GRA).
4. The phase difference between the pulse outputs from the FTIOA and FTIOB pins are set in general register B (GRB).
5. In this sample task, the pulses have 16.25-ms cycles and a phase difference of 3.125 ms.




Figure 1.1 Timer W's Output Compare Function

2. Description of Functions Used

In this sample task, pulses are output with an arbitrary phase difference from the FTIOA and FTIOB pins by the output compare function of timer W.

Figure 2.1 is a block diagram of the output compare function of timer W. The elements of the block diagram are described below.

- The system clock (ϕ) is a 16-MHz OSC clock that is used as a reference clock for operating the CPU and peripheral functions.
- Prescaler S (PSS) is a 13-bit counter with clock input of ϕ . PSS is incremented every cycle.
- The timer counter (TCNT) is a 16-bit readable/writable up-counter that is incremented by internal or external clock input. The clock source can be selected from a total of four clocks: three clocks obtained by dividing the system clock by 2, 4, and 8, and an external clock. In this sample task, system clock/2 is selected as the TCNT input clock.
- Timer control register W (TCRW) is an 8-bit readable/writable register that selects the TCNT input clock.
- Timer status register W (TSRW) is an 8-bit register that selects TCNT clearing, and controls TCNT interrupt request signals.
- Timer interrupt enable register W (TIERW) is an 8-bit readable/writable register that enables or disables each interrupt request.
- Timer mode register W (TMRW) is an 8-bit readable/writable register that starts and stops TCNT.
- Timer I/O control register 0 (TIOR0) is an 8-bit readable/writable register that sets the output compare registers and controls the output compare output.
- General register A (GRA) is a 16-bit readable/writable register that is compared with TCNT at all times. When the GRA and TCNT contents match, IMFA in TSRW is set to 1. If IMIEA in TIERW is set to 1 at this time, a CPU interrupt is requested. If IOA2 in TIOR0 is cleared to 0 when compare match A occurs, the level values set in IOA1 and IOA0 in TIOR0 are output to the FTIOA pin.
- General register B (GRB) is a 16-bit readable/writable register that is compared with TCNT at all times. When the GRB and TCNT contents match, IMFB in TSRW is set to 1. If IMIEB in TIERW is set to 1 at this time, a CPU interrupt is requested. If IOB2 in TIOR0 is cleared to 0 when compare match B occurs, the level values set in IOB1 and IOB0 in TIOR0 are output to the FTIOB pin.
- A pulse resulting from compare match A is output from the output compare A output (FTIOA) pin.
- A pulse resulting from compare match B is output from the output compare B output (FTIOB) pin.




Figure 2.1 Timer W's Output Compare Function

Figure 2.2 shows how to set the cycle for the output pulses, and the phase difference between them.




Figure 2.2 Setting of Cycle and Phase Difference for Output Pulses

Table 2.1 lists the function allocation for this sample task. The functions listed in table 2.1 are allocated so that pulses with an arbitrary phase difference are output by the output compare function of timer W.

Table 2.1 Function Allocation

Function	Description
PSS	13-bit counter with system clock input
TIERW	Enables interrupt requests by compare match A and compare match B
TSRW	Controls signals of interrupt requests by compare match A and compare match B, and enables TCNT clearing by compare match A
TCNT	16-bit up-counter incremented by clock input of system clock/2
GRA	Sets cycle of output pulses, and compare match A occurs when its contents match the TCNT contents
GRB	Sets phase difference between output pulses, and compare match B occurs when its contents match the TCNT contents
TCRW	Sets TCNT input clock
TMRW	Starts TCNT count
TIORO	Sets output compare registers and controls output compare output
FTIOA	Output pin for compare match A pulse
FTIOB	Output pin for compare match B pulse

3. Description of Operations

Figure 3.1 shows this sample task's principle of operation. The hardware and software processing shown in figure 3.1 applies the output compare function of timer W to output pulses with an arbitrary phase difference.




Figure 3.1 Operation Principle: Using Output Compare Function of Timer W to Output Pulses with Arbitrary Phase Difference

4. Description of Software

4.1 Description of Modules

Table 4.1 describes the software used in this sample task.

Table 4.1 Description of Modules

Module Name	Label Name	Function
Main routine	main	Selects the compare match function and enables interrupts.
Control of output compare output	twint	During the timer W interrupt handling routine, judges whether or not the interrupt request is by IMFA or IMFB, and inverts the output level of FTIOA or FTIOB according to the interrupt request type.

4.2 Description of Arguments

No arguments are used in this sample task.

4.3 Description of Internal Registers

Table 4.2 describes the internal registers used in this sample task.

Table 4.2 Description of Internal Registers

Register Name	Function	Address	Setting
TMRW	CTS	Timer mode register W (timer counter start): When CTS is set to 1, TCNT starts. When CTS is cleared to 0, TCNT stops.	H'FF80 Bit 7 1
TCRW	CCLR	Timer control register W (counter clear): When CCLR is set to 1, TCNT clearing by compare match A is enabled.	H'FF81 Bit 7 1
		Timer control register W (clock select 2 to 0):	H'FF81
CKS2		When CKS2 and CKS1 are cleared to 0, and CKS0 is set to 1, the TCNT input clock is set to system clock/2.	Bit 6 CKS2 = 0
CKS1			Bit 5 CKS1 = 0
CKS0			Bit 4 CKS0 = 1
TOB	Timer control register W (timer output level B): When TOB is set to 1, the pulse level output to the FTIOB pin is high until compare match B occurs. When TOB is cleared to 0, the pulse level output to the FTIOB pin is low until compare match B occurs.	H'FF81 Bit 1	0
TOA	Timer control register W (timer output level A): When TOA is set to 1, the pulse level output to the FTIOA pin is high until compare match A occurs. When TOA is cleared to 0, the pulse level output to the FTIOA pin is low until compare match A occurs.	H'FF81 Bit 0	0

Table 4.2 Description of Internal Registers (cont)

Register Name	Function	Address	Setting
TIERW	IMIEB	Timer interrupt enable register W (output compare interrupt B enable): When IMIEB is set to 1, IMFB interrupt requests are enabled.	H'FF82 Bit 1 1
	IMIEA	Timer interrupt enable register W (output compare interrupt A enable): When IMIEA is set to 1, IMFA interrupt requests are enabled.	H'FF82 Bit 0 1
TSRW	IMFB	Timer status register W (output compare flag B): When IMFB is cleared to 0, a compare match between TCNT and GRB has not occurred. When IMFB is set to 1, a compare match between TCNT and GRB has occurred.	H'FF83 Bit 1 0
	IMFA	Timer status register W (output compare flag A): When IMFA is cleared to 0, a compare match between TCNT and GRA has not occurred. When IMFA is set to 1, a compare match between TCNT and GRA has occurred.	H'FF83 Bit 0 0
TIORO	IOB2	Timer I/O control register 0 (I/O control B2): When IOB2 is cleared to 0, this register functions as an output compare B register.	H'FF84 Bit 6 0
		Timer I/O control register 0 (I/O control B1 and B0):	H'FF84
	IOB1	When IOB1 is set to 1, FTIOB pin output is toggled by compare match B.	Bit 5 IOB1 = 1
	IOB0	When IOB0 is set to 1, FTIOB pin output is toggled by compare match B.	Bit 4 IOB0 = 1
	IOA2	Timer I/O control register 0 (I/O control A2): When IOA2 is cleared to 0, this register functions as an output compare A register.	H'FF84 Bit 2 0
		Timer I/O control register 0 (I/O control A1 and A0):	H'FF84
IOA1	When IOA1 is set to 1, FTIOA pin output is toggled by compare match A.	Bit 1 IOA1 = 1	
IOA0	When IOA0 is set to 1, FTIOA pin output is toggled by compare match A.	Bit 0 IOA0 = 1	
TCNT	Timer counter: 16-bit up-counter incremented by clock input of system clock/2.	H'FF86	H'7530
GRA	General register A: When the GRA value matches the TCNT value, compare match A occurs.	H'FF88	H'FDE8
GRB	General register B: When the GRB value matches the TCNT value, compare match B occurs.	H'FF8A	H'61A8

4.4 Description of RAM

RAM is not used in this sample task.

5. Flowcharts




Figure 5.1 Flowchart for Main Routine




Figure 5.2 Flowchart for Timer W Interrupt Handling Routine

6. Program Listing

INIT.SRC (Program listing)

```
.EXPORT _INIT
.IMPORT _main
;
.SECTION P, CODE
_INIT:
MOV.W #H'FF80,R7
LDC.B #B'10000000,CCR
JMP @_main
;
.END
```

```

/*****
/*
/* H8/300H Tiny Series -H8/3664-
/* Application Note
/*
/* 'Pulse Output of Random Phase Difference by
/* Output Compare Function'
/*
/* Function
/* : Timer W Output Compare
/*
/* External Clock : 16MHz
/* Internal Clock : 16MHz
/* Sub Clock : 32.768kHz
/*
*****/
```

```
#include <machine.h>
```

```

/*****
/* Symbol Definition
*****/
struct BIT {
    unsigned char b7:1; /* bit7 */
    unsigned char b6:1; /* bit6 */
};
```

```

    unsigned char    b5:1;        /* bit5 */
    unsigned char    b4:1;        /* bit4 */
    unsigned char    b3:1;        /* bit3 */
    unsigned char    b2:1;        /* bit2 */
    unsigned char    b1:1;        /* bit1 */
    unsigned char    b0:1;        /* bit0 */
};

#define    TMRW        *(volatile unsigned char *)0xFF80    /* Timer Mode Register W */
#define    TCRW        *(volatile unsigned char *)0xFF81    /* Timer Control Register W */
#define    TCRW_BIT    (*(struct BIT *)0xFF81)              /* Timer Control Register W */
#define    CCLR        TCRW_BIT.b7                          /* Counter Clear A */
#define    CKS1        TCRW_BIT.b5                          /* Clock Select 1 */
#define    CKS0        TCRW_BIT.b4                          /* Clock Select 0 */
#define    TOB        TCRW_BIT.b1                           /* Timer Output Level B */
#define    TOA        TCRW_BIT.b0                           /* Timer Output Level A */
#define    TIERW        *(volatile unsigned char *)0xFF82    /* Timer Interrupt Enable Register */
#define    TIERW_BIT    (*(struct BIT *)0xFF82)             /* Timer Interrupt Enable Register */
#define    OVIE        TIERW_BIT.b7                         /* Timer Overflow Interrupt Enable */
#define    IMIEB        TIERW_BIT.b1                        /* Output Compare Interrupt B Enable */
#define    IMIEA        TIERW_BIT.b0                        /* Output Compare Interrupt A Enable */
#define    TSRW        *(volatile unsigned char *)0xFF83    /* Timer Status Register W */
#define    TSRW_BIT    (*(struct BIT *)0xFF83)             /* Timer Status Register W */
#define    OVF        TSRW_BIT.b7                          /* Timer Over flow */
#define    IMFB        TSRW_BIT.b1                          /* Output Compare Flag B */
#define    IMFA        TSRW_BIT.b0                          /* Output Compare Flag A */
#define    TIOR0        *(volatile unsigned char *)0xFF84    /* Timer I/O Control Register 0 */
#define    TIOR0_BIT    (*(struct BIT *)0xFF84)            /* Timer I/O Control Register 0 */
#define    IOB2        TIOR0_BIT.b6                         /* I/O Control Register B2 */
#define    IOB1        TIOR0_BIT.b5                         /* I/O Control Register B1 */
#define    IOB0        TIOR0_BIT.b4                         /* I/O Control Register B0 */
#define    IOA2        TIOR0_BIT.b2                         /* I/O Control Register A2 */
#define    IOA1        TIOR0_BIT.b1                         /* I/O Control Register A1 */
#define    IOA0        TIOR0_BIT.b0                         /* I/O Control Register A0 */
#define    TCNT        *(volatile unsigned int *)0xFF86     /* Time Counter */
#define    GRA        *(volatile unsigned int *)0xFF88     /* General Register A */
#define    GRB        *(volatile unsigned int *)0xFF8A     /* General Register B */

#pragma    interrupt    (twint)

```

```

/*****
/*      Function Definition      */
/*****

extern void INIT ( void );          /* SP Set          */
void main ( void );
void twint ( void );

/*****
/*      Vector Address      */
/*****

#pragma section V1                /* VECTOR SECTOIN SET */
void (*const VEC_TBL1[])(void) = {
/* 0x00 - 0x0f */
    INIT                          /* 00 Reset          */
};

#pragma section V2                /* VECTOR SECTOIN SET */
void (*const VEC_TBL2[])(void) = {
    twint                          /* 2A Timer W Interrupt */
};

#pragma section                  /* P                */
/*****
/*      Main Program      */
/*****

void main ( void )
{
    set_imask_ccr(1);              /* Interrupt Disable */

    GRA = 0xFDE8;                  /* Initialize GRA     */
    GRB = 0x61A8;                  /* Initialize GRB     */

    TIOR0 = 0xBB;                  /* Initialize Output Compare Function */
    TCRW = 0x90;                    /* Initialize TCNT Input Clock Period */
    TIERW = 0x73;                    /* Initialize IMIEA/IMIEB Interrupt Enable */

    TCNT = 0x7530;                  /* Initialize TCNT     */
    TMRW = 0xC8;                    /* Initialize timer Mode Register */

    set_imask_ccr(0);              /* Interrupt Enable   */
}

```

```
while(1)  {
    ;
}

}

/*****/
/*   Timer W Interrupt   */
/*****/
void twint ( void )
{
    if ( IMFA == 1 ){
        IMFA = 0;
    }
    else{
        if( IMFB == 1 ){
            IMFB = 0;
        }
    }
}
}
```

Link Address Setting:

Section Name	Address
CV1	H'0000
CV2	H'002A
P	H'0100