

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Technical Q&A H8/300H Series

Application Note

Renesas 16-Bit Single-Chip
Microcomputer
H8 Family/H8/300H Series

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Preface

The H8/300H series microcontrollers are high-performance Renesas-original 16-bit microcontrollers that build in the optimum peripheral equipment for industrial machinery around high-speed H8/300 CPUs that have architecture upwardly compatible with H8/300 CPUs.

The microcontroller puts a CPU, RAM, direct memory access controller (DMAC), bus controller, timers, and a serial communication interface (SCI) on a single chip, making it suitable for a wide range of applications from small to large systems.

This microcontroller technical Q&A covers the H8/3001, H8/3002, H8/3003, H8/3042 Group, H8/3032 Group, and H8/3048 Group.

Table 0-1 H8/300H Series

| Item | | H8/3003 | H8/3002 | H8/3001 | H8/3042 | H8/3041 | H8/3040 | |
|--|-----------------------------|-------------|---------------------|-------------------|---------------------|---------------------|---------------------|------|
| CPU | | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | |
| Memory | ROM | Mask (byte) | — | — | — | 64 k | 48 k | 32 k |
| | | ZTAT™ * | — | — | — | Yes | — | — |
| | RAM (byte) | 512 | 512 | 512 | 2 k | 2 k | 2 k | |
| Address space (byte) | | 16 M | 16 M | 16 M | 16 M | 16 M | 16 M | |
| External data bus width (bit) | | 8/16 | 8/16 | 8/16 | 8/16 | 8/16 | 8/16 | |
| Timers | ITU (integrated timer unit) | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | |
| | Watchdog timer | 1 ch | 1 ch | — | 1 ch | 1 ch | 1 ch | |
| DMA controller | Memory ↔ I/O | 8 ch | 4 ch | — | 4 ch | 4 ch | 4 ch | |
| | Memory ↔ memory | 4 ch | 2 ch | — | 2 ch | 2 ch | 2 ch | |
| Programmable timing pattern controller (TPC) | | 16 bits | 16 bits | 12 bits | 16 bits | 16 bits | 16 bits | |
| SCI (Asynchronous/clock-synchronous) | | 2 ch | 2 ch | 1 ch | 2 ch | 2 ch | 2 ch | |
| A/D converter | Resolution | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | |
| | Input channel | 8 ch | 8 ch | 4 ch | 8 ch | 8 ch | 8 ch | |
| | External trigger input | Yes | Yes | Yes | Yes | Yes | Yes | |
| D/A converter | Resolution | — | — | — | 8 bits | 8 bits | 8 bits | |
| | Input channel | — | — | — | 2 ch | 2 ch | 2 ch | |
| Refresh controller | | On-chip | On-chip | — | On-chip | On-chip | On-chip | |
| Interrupts | External interrupts | 9 | 7 | 4 | 7 | 7 | 7 | |
| | Internal Interrupts | 34 | 30 | 20 | 30 | 30 | 30 | |
| I/O port | | 58 | 46 | 32 | 78 | 78 | 78 | |
| Package | | QFP-112 | QFP-100 TQFP-100 | QFP-80 TQFP-80 | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-100 TQFP-100 | |
| Miscellaneous | | — | — | — | — | — | — | |

Note: * ZTAT is a trademark of Renesas Technology Corp.

Table 1-1 H8/300H Series (cont)

| Item | | H8/3048 | H8/3047 | H8/3044 | H8/3032 | H8/3031 | H8/3030 | |
|--|-----------------------------|--|---------------------|---------------------|-------------------|-------------------|-------------------|------|
| CPU | | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | |
| Memory | ROM | Mask (byte) | 128 k | 96 k | 32 k | 64 k | 32 k | 16 k |
| | | ZTAT™ * | Yes | — | — | Yes | — | — |
| | RAM (byte) | 4 k | 4 k | 2 k | 2 k | 1 k | 512 | |
| Address space (byte) | | 16 M | 16 M | 16 M | 1 M | 1 M | 1 M | |
| External data bus width (bit) | | 8/16 | 8/16 | 8/16 | 8 | 8 | 8 | |
| Timers | ITU (integrated timer unit) | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | |
| | Watchdog timer | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | |
| DMA controller | Memory ↔ I/O | 4 ch | 4 ch | 4 ch | — | — | — | |
| | Memory ↔ memory | 2 ch | 2 ch | 2 ch | — | — | — | |
| Programmable timing pattern controller (TPC) | | 16 bits | 16 bits | 16 bits | 16 bits | 16 bits | 16 bits | |
| SCI (Asynchronous/clock-synchronous) | | 2 ch | 2 ch | 2 ch | 1 ch | 1 ch | 1 ch | |
| A/D converter | Resolution | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | |
| | Input channel | 8 ch | 8 ch | 8 ch | 8 ch | 8 ch | 8 ch | |
| | External trigger input | Yes | Yes | Yes | Yes | Yes | Yes | |
| D/A converter | Resolution | 8 bits | 8 bits | 8 bits | — | — | — | |
| | Input channel | 2 ch | 2 ch | 2 ch | — | — | — | |
| Refresh controller | | On-chip | On-chip | On-chip | — | — | — | |
| Interrupts | External interrupts | 7 | 7 | 7 | 6 | 6 | 6 | |
| | Internal Interrupts | 30 | 30 | 30 | 21 | 21 | 21 | |
| I/O port | | 78 | 78 | 78 | 63 | 63 | 63 | |
| Package | | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-80 TQFP-80 | QFP-80 TQFP-80 | QFP-80 TQFP-80 | |
| Miscellaneous | | Built-in smart card interface, improved low-voltage, low-power performance | | | — | — | — | |

Note: * ZTAT is a trademark of Renesas Technology Corp.

For Users of the Microcontroller Technical Q & A

This *Microcontroller Technical Q & A* was compiled from answers to technical questions we received from Renesas Technology microcontroller users. We hope that it will be a useful addition to the *H8/300H series user manuals*. Before starting design of products that use microcontrollers, read through the manual to deepen your understanding of microcontroller products and re-familiarize yourself with those areas of difficulty at the design stage.

Main Revisions for this Edition

| Item | Page | Revision (See Manual for Details) |
|-------------|-------------|--|
| All | — | All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp. Designation for categories changed from “series” to “group” |

Contents

Section 1 CPU

Registers

- (1) The Difference Between the CCR's V Flag and C Flag
- (2) The Relationship Between Data Size and V Flag Changes
- (3) Use of General Registers

Bus Controller

- (1) Bus State While the CPU Is Operating
- (2) Bus Modes
- (3) Setting the Bus Controller in Area 7
- (4) External Installation of RAM to 8-Bit Bus Areas
- (5) Changing the Number of Wait States Inserted Per Area
- (6) Receiving BREQ in Power-Down Mode
- (7) Maximum Wait Time After BREQ Input

Interrupts

- (1) Interrupt Sampling
- (2) Holding External Interrupts
- (3) Receiving NMIs During NMI Processing
- (4) Edge Rise and Fall Times for Interrupt Pins
- (5) Disable Timing for Interrupts
- (6) Exception Processing After a Reset
- (7) Using the Interrupt Controller
- (8) Receiving an External IRQ1 After Returning From Hardware Standby Mode
- (9) Interrupt Priority Within Groups
- (10) Interrupts When the Bus Is Released

Resets

- (1) NMI Sampling Timing and Receiving After Reset
- (2) Initializing SP After Reset
- (3) Pin State During Power-On Reset
- (4) RES \bar{O} Pin Output From RES Pin Input
- (5) Connecting RES and RESO Pins
- (6) Cautions for Reset Input

Power-Down Mode

- (1) Executing Instructions When Switching to Hardware Standby Mode
- (2) Mode Pins During Hardware Standby Mode
- (3) Returning From Hardware Standby Mode
- (4) Interrupt Sampling and Receiving in Sleep Mode
- (5) Execution Time in Software Standby Mode
- (6) Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction

| Q&A No. | Page |
|-------------|------|
| QA300H-001A | 1 |
| QA300H-002A | 2 |
| QA300H-003A | 3 |
| QA300H-004 | 4 |
| QA300H-005A | 5 |
| QA300H-006A | 6 |
| QA300H-007A | 7 |
| QA300H-008A | 8 |
| QA300H-009A | 10 |
| QA300H-010A | 11 |
| QA300H-011A | 12 |
| QA300H-012A | 13 |
| QA300H-013A | 14 |
| QA300H-014A | 15 |
| QA300H-015A | 16 |
| QA300H-016A | 17 |
| QA300H-017A | 18 |
| QA300H-018A | 20 |
| QA300H-019A | 21 |
| QA300H-020A | 22 |
| QA300H-021A | 23 |
| QA300H-022A | 24 |
| QA300H-023A | 25 |
| QA300H-024A | 26 |
| QA300H-025A | 27 |
| QA300H-026A | 28 |
| QA300H-027A | 29 |
| QA300H-028A | 30 |
| QA300H-029A | 31 |
| QA300H-030A | 32 |
| QA300H-031A | 33 |
| QA300H-032A | 34 |

Instructions

| | | |
|--|-------------|----|
| (1) Support for the DAA (DAS) Instruction with the INC (DEC) Instruction | QA300H-033A | 36 |
| (2) BRA and BRN Instructions | QA300H-034A | 37 |
| (3) BRN Instruction | QA300H-035A | 38 |
| (4) The SUBX Instruction | QA300H-036A | 39 |
| (5) Odd Address Values During STC Instruction Execution | QA300H-037A | 40 |
| (6) Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing | QA300H-038A | 41 |
| (7) The Difference Between EEPMOV.B and EEPMOV.W | QA300H-039A | 42 |

Miscellaneous

| | | |
|--|-------------|----|
| (1) Cautions on Stack Operation | QA300H-040A | 43 |
| (2) On-Chip Peripheral LSI Access When the Bus Is Released | QA300H-041A | 44 |
| (3) Areas That Can Be Used as ROM by the Vector Table | QA300H-042A | 45 |
| (4) Pin State During the Oscillation Settling Time | QA300H-043A | 46 |

Section 2 On-Chip Peripherals

DMA Controller

| | | |
|---|------------|----|
| (1) Receiving DMAC Startup Requests | QA300H-101 | 47 |
| (2) Addresses During DMA Transfers | QA300H-102 | 49 |
| (3) TEND Signal Output Timing 1 | QA300H-103 | 50 |
| (4) TEND Signal Output Timing 2 | QA300H-104 | 51 |
| (5) The Relationship Between the DMAC's DTE and DTIE Bits | QA300H-105 | 52 |
| (6) DMAC Startup | QA300H-106 | 53 |
| (7) The DMAC and Timer Interrupts | QA300H-107 | 54 |
| (8) Operation After a DMAC End Interrupt Is Generated 1 | QA300H-108 | 55 |
| (9) Operation After a DMAC End Interrupt Is Generated 2 | QA300H-109 | 56 |
| (10) DMA Transfers Started up by Serial Transfers | QA300H-110 | 57 |
| (11) Time Until DMAC Startup by the DREQ Pin | QA300H-111 | 58 |
| (12) Reverse Operation in the DMA Repeat Mode | QA300H-112 | 59 |
| (13) Use of Dual-Function Pins | QA300H-113 | 60 |
| (14) I/O Ports and the DREQ Pin | QA300H-114 | 61 |

ITU

| | | |
|--|------------|----|
| (1) PWM Mode and Interrupts | QA300H-115 | 62 |
| (2) Clearing the Counters | QA300H-116 | 63 |
| (3) Pulse Output From the ITU | QA300H-117 | 64 |
| (4) ITU Cascade Connections | QA300H-118 | 65 |
| (5) Setting the ITU's PWM Output | QA300H-119 | 66 |
| (6) ITU Output and Port Output | QA300H-120 | 67 |
| (7) ITU Settings | QA300H-121 | 69 |
| (8) Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode | QA300H-122 | 72 |

Watchdog Timer

| | | |
|------------------------------------|------------|----|
| (1) Halting the WDT's System Clock | QA300H-123 | 73 |
|------------------------------------|------------|----|

Serial Communications Interface (SCI)

- (1) Using the RDR and TDR When the SCI Is Not Being Used
- (2) I/O Settings of Clock Pins for the SCI
- (3) Serial I/O Pin State
- (4) Simultaneous Transmission and Reception with the SCI
- (5) RDRF
- (6) Setting for Asynchronous Transmission
- (7) How Data Is Transferred to the TDR
- (8) Timing of Setting RDRF
- (9) Timing of Setting TDRE
- (10) SCI Reception Errors
- (11) Operating the SCI in External Clock Mode
- (12) System Clocks and SCK Phases

A/D Converter

- (1) Changing the A/D Mode and Channel During A/D Conversion

I/O Ports

- (1) Using General-Purpose Ports
- (2) Processing Ports When Not in Use

| Q&A No. | Page |
|-------------|------|
| QA300H-124 | 74 |
| QA300H-125 | 75 |
| QA300H-126 | 76 |
| QA300H-127 | 77 |
| QA300H-128 | 78 |
| QA300H-129 | 79 |
| QA300H-130 | 81 |
| QA300H-131A | 83 |
| QA300H-132A | 85 |
| QA300H-133 | 87 |
| QA300H-134 | 88 |
| QA300H-135 | 89 |
| QA300H-136 | 90 |
| QA300H-137 | 91 |
| QA300H-138 | 92 |

Section 1 CPU

| | | | |
|-------------------|--|--------------------|-------------|
| Product | H8/300H | Q&A No. | QA300H-001A |
| Topic | The Difference Between the CCR's V Flag and C Flag | | |
| Question | <p>Since the CCR's V flag and C flag both flag a 1 when an operation overflows, what is the difference?</p> | | |
| Answer | <p>The CCR's V flag is accessed to see if an overflow has occurred in a signed operation. In figure 1.1, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the negative minimum (H'80) or larger than the positive maximum (H'7F).</p> | | |
| References | | | |

Classification—H8/300H

| | |
|--------------------------|-----------------|
| <input type="checkbox"/> | Software |
| <input type="radio"/> | Registers |
| <input type="checkbox"/> | Bus controller |
| <input type="checkbox"/> | Interrupts |
| <input type="checkbox"/> | Resets |
| <input type="checkbox"/> | Power-down mode |
| <input type="checkbox"/> | Instructions |
| <input type="checkbox"/> | Miscellaneous |
| <input type="checkbox"/> | DMA controller |
| <input type="checkbox"/> | ITU |
| <input type="checkbox"/> | Watchdog timer |
| <input type="checkbox"/> | SCI |
| <input type="checkbox"/> | A/D converter |
| <input type="checkbox"/> | I/O ports |

Related Manuals

Manual Title

Other Technical Documentation

Document Name

Related Microcomputer Technical Q&A

Title




Figure 1.1 V Flag Operation

In contrast, the CCR's C flag is accessed to see if an overflow has occurred in an unsigned operation. In figure 1.2, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the minimum (H'00) or larger than the maximum (H'FF).




Figure 1.2 C Flag Operation

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-002A |
| Topic | The Relationship Between Data Size and V Flag Changes | | |
| Question | Do the changes in the CCR's V flag vary with data size? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="radio"/> Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>The CCR's V flag changes when an overflow is detected in the result of a signed arithmetic operation. This operation is the same for all data sizes. However, the timing of the changes in the flag varies as follows:</p> <ul style="list-style-type: none"> • Byte: When the value is smaller than H'80 or larger than H'7F. • Word: When the value is smaller than H'8000 or larger than H'7FFF. • Longword: When the value is smaller than H'80000000 or larger than H'7FFFFFFF. | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | Title | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-003A |
| Topic | Use of General Registers | | |
| Question | <p>Can different general registers be used as 8-bit, 16-bit, and 32-bit registers at the same time?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="radio"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | <input type="checkbox"/> Watchdog timer | | |
| | <input type="checkbox"/> SCI | | |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Yes. Registers can be set freely for use as shown in figure 1.3.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | <p>Note: ER7 is used as the SP without any special notice being given.</p> | | Other Technical Documentation |
| | | | Document Name |
| | | | <p>See section 2.4.2, General Registers, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> |
| | <p>Related Microcomputer Technical Q&A</p> | | Title |
| | | | |
| References | | | |

| Product | H8/300H | Q&A No. | QA300H-004 | | | | | | | | | | | | |
|--|---|--------------------|--------------------------------------|----------------|----------|--------------------------------|------|----------------|--|-------------|----------|--|----------------|----------------|------------------------|
| Topic | Bus State While the CPU Is Operating | | | | | | | | | | | | | | |
| Question | <ol style="list-style-type: none"> What is the bus state during CPU internal processing? What is the bus state after $\overline{\text{DREQ}}$ is received? What is the bus state after $\overline{\text{BREQ}}$ is received? | | Classification—H8/300H | | | | | | | | | | | | |
| | | | Software | | | | | | | | | | | | |
| | | | Registers | | | | | | | | | | | | |
| | | | <input type="radio"/> Bus controller | | | | | | | | | | | | |
| | | | Interrupts | | | | | | | | | | | | |
| | | | Resets | | | | | | | | | | | | |
| | | | Power-down mode | | | | | | | | | | | | |
| | | | Instructions | | | | | | | | | | | | |
| | | | Miscellaneous | | | | | | | | | | | | |
| | | | DMA controller | | | | | | | | | | | | |
| | | | ITU | | | | | | | | | | | | |
| | | | Watchdog timer | | | | | | | | | | | | |
| | | | SCI | | | | | | | | | | | | |
| | A/D converter | | | | | | | | | | | | | | |
| | I/O ports | | | | | | | | | | | | | | |
| Answer | <p>See table 1.1.</p> <p>Table 1.1 Bus State While the CPU Is Operating</p> <table border="1"> <thead> <tr> <th>CPU Operation</th> <th>Address Bus</th> <th>Data Bus</th> </tr> </thead> <tbody> <tr> <td>During internal CPU processing</td> <td>Hold</td> <td>High impedance</td> </tr> <tr> <td>After $\overline{\text{DREQ}}$ is received</td> <td>DMA address</td> <td>DMA data</td> </tr> <tr> <td>After $\overline{\text{BREQ}}$ is received</td> <td>High impedance</td> <td>High impedance</td> </tr> </tbody> </table> | | CPU Operation | Address Bus | Data Bus | During internal CPU processing | Hold | High impedance | After $\overline{\text{DREQ}}$ is received | DMA address | DMA data | After $\overline{\text{BREQ}}$ is received | High impedance | High impedance | Related Manuals |
| CPU Operation | | | Address Bus | Data Bus | | | | | | | | | | | |
| During internal CPU processing | | | Hold | High impedance | | | | | | | | | | | |
| After $\overline{\text{DREQ}}$ is received | | | DMA address | DMA data | | | | | | | | | | | |
| After $\overline{\text{BREQ}}$ is received | | | High impedance | High impedance | | | | | | | | | | | |
| | | | Manual Title | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | Other Technical Documentation | | | | | | | | | | | | | | |
| | Document Name | | | | | | | | | | | | | | |
| | See figure 6.18, External Bus Release State, in the following manuals: | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Group Hardware Manual | | | | | | | | | | | | | | |
| | Related Microcomputer Technical Q&A | | | | | | | | | | | | | | |
| | Title | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-005A |
| Topic | Bus Modes | | |
| Question | <p>Section 6.2.1 of the H8/3003 Hardware Manual says, "When even 1 bit of the ABWCR is cleared to 0, the bus mode becomes 16 bits." Does this mean that all areas can be accessed in 16-bit mode?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="radio"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>No. When a given bit ADW_n (bus width control for area n) of the ABWCR (bus width control register) is cleared to 0, only that area whose bit is cleared can be accessed in 16-bit mode. The manual description might better read, "When even one area is set as a 16-bit accessed space, the H8/300H CPU goes into 16-bit bus mode and D15 to D0 can all be used as the data bus. This means that I/O ports that are also used as the lower data bus (D7 to D0) cannot be used as general ports, even in an 8-bit access space."</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See table 6.4, Address Space and Data Bus Used, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-006A |
| Topic | Setting the Bus Controller in Area 7 | | |
| Question | <p>Since area 7 mixes on-chip RAM and internal I/O registers, in which areas are the bus widths and access states set by the bus controller valid?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="radio"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See figure 6.2, Access Area Map for Each Operating Mode, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>When the RAME (RAM enable) bit of the SYSCR (system control register) is cleared to 0, the on-chip RAM is not valid and the settings of area 7 are followed. The CS signal outputs low in all of area 7.</p> | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-007A |
| Topic | External Installation of RAM to 8-Bit Bus Areas | | |
| Question | <p>When RAM is externally installed in 8-bit bus space, which signal should be used to access it, \overline{HWR} or \overline{LWR}?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="radio"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Use the \overline{HWR} signal.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See table 6.4, Address Space and Data Bus Used, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-008A-1 |
| Topic | Changing the Number of Wait States Inserted Per Area | | |
| Question | <ol style="list-style-type: none"> Can the wait mode be set for individual areas? If not, how should the wait mode be set to change the number of access states inserted for individual areas? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="radio"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> WMS (wait mode select) bits 1 and 0 of the WCR (wait control register), which set the wait mode, are common to all areas. For this reason, the wait mode cannot be set for individual areas. The following areas, can, however, be mixed: <ul style="list-style-type: none"> Wait disabled areas Areas to which wait states are only inserted by the $\overline{\text{WAIT}}$ pin (pin wait mode 0) Areas in which WC (wait count) bits 1 and 0 of the WCR are valid (programmable wait mode, pin wait mode 1, or pin auto-wait mode) <p>The number of access states for individual areas can be changed by using these in combination. An example is shown below and in tables 1.2 and 1.3.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 6.3.5 (5), WSC Setting Example, in the following manuals: <ul style="list-style-type: none"> <i>H8/3002 Hardware Manual</i> <i>H8/3003 Hardware Manual</i> <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>The bus width and the enabled/disabled state of WSC (wait state controller) operation can be set for individual areas.</p> | | |

| | | | |
|----------------|--|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-008A-2 |
| Topic | Changing the Number of Wait States Inserted Per Area | | |
| Answer | | | |

Example: To set the following access states for the following areas:

- Areas 0, 1: 2 states
- Area 2: 3 states
- Areas 3, 4: 4 states
- Area 5: 5 states
- Areas 6, 7: 6 states

Table 1.2 Changing the Number of Wait States Inserted Per Area

| Area | Memory Map | Wait States from WC Bit | Enable/Disable of Wait Insertion from WAIT Pin | Waits from WAIT pin | Access States |
|--------|--------------------------------------|-------------------------|--|---------------------|---------------|
| Area 0 | 2-state access space | Invalid | Disable | — | 2 |
| Area 1 | Wait-disabled area | | | | |
| Area 2 | 3-state access space pin wait mode 0 | Invalid | Enable | 0 | 3 |
| Area 3 | | Valid/1 state | Enable | 0 | 4 |
| Area 4 | 3-state access space pin wait mode 1 | | | | |
| Area 5 | | | Enable | 1 | 5 |
| Area 6 | 3-state access space | Invalid | Enable | 3 | 6 |
| Area 7 | pin wait mode 0 | | | | |

Table 1.3 Register Settings

| Register | Address | Setting | | | | | | | | | | | | | | | | | | |
|---|---------|--|---|---|---|---|---|---|--|--|---|---|---|---|---|---|---|---|---|---|
| ASTCR (Access state control register) | H'FC | <table style="border-collapse: collapse; margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">7</td> <td colspan="7"></td> <td style="text-align: center;">0</td> </tr> <tr> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> </tr> </table> | 7 | | | | | | | | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 7 | | | | | | | | 0 | | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | | | | | | | | | | | | |
| WCER (Wait state control enable register) | H'38 | <table style="border-collapse: collapse; margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">7</td> <td colspan="7"></td> <td style="text-align: center;">0</td> </tr> <tr> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> </tr> </table> | 7 | | | | | | | | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 7 | | | | | | | | 0 | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | | | | | | | | | | | |
| WCR | H'F9 | <table style="border-collapse: collapse; margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">7</td> <td colspan="7"></td> <td style="text-align: center;">0</td> </tr> <tr> <td style="border: 1px solid black; text-align: center;">—</td> <td style="border: 1px solid black; text-align: center;">—</td> <td style="border: 1px solid black; text-align: center;">—</td> <td style="border: 1px solid black; text-align: center;">—</td> <td style="border: 1px solid black; text-align: center;">1</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">0</td> <td style="border: 1px solid black; text-align: center;">1</td> </tr> </table> | 7 | | | | | | | | 0 | — | — | — | — | 1 | 0 | 0 | 0 | 1 |
| 7 | | | | | | | | 0 | | | | | | | | | | | | |
| — | — | — | — | 1 | 0 | 0 | 0 | 1 | | | | | | | | | | | | |

| | | | | |
|-------------------|---|--------------------|--------------------------------------|-----------------|
| Product | H8/300H | Q&A No. | QA300H-009A | |
| Topic | Receiving $\overline{\text{BREQ}}$ in Power-Down Mode | | | |
| Question | <ol style="list-style-type: none"> Can $\overline{\text{BREQ}}$ be received in sleep mode? Can $\overline{\text{BREQ}}$ be received in hardware/software standby mode? | | Classification—H8/300H | |
| | | | <input type="checkbox"/> | Software |
| | | | <input type="checkbox"/> | Registers |
| | | | <input type="radio"/> | Bus controller |
| | | | <input type="checkbox"/> | Interrupts |
| | | | <input type="checkbox"/> | Resets |
| | | | <input type="checkbox"/> | Power-down mode |
| | | | <input type="checkbox"/> | Instructions |
| | | | <input type="checkbox"/> | Miscellaneous |
| | | | <input type="checkbox"/> | DMA controller |
| | | | <input type="checkbox"/> | ITU |
| | | | <input type="checkbox"/> | Watchdog timer |
| | | | <input type="checkbox"/> | SCI |
| | <input type="checkbox"/> | A/D converter | | |
| | <input type="checkbox"/> | I/O ports | | |
| Answer | <ol style="list-style-type: none"> Yes Since both the hardware standby mode and software standby mode bring on-chip peripheral modules to a halt (including the clock), $\overline{\text{BREQ}}$ cannot be received. | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | Related Microcomputer Technical Q&A | | | |
| | Title | | | |
| | | | | |
| References | | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-010A |
| Topic | Maximum Wait Time After $\overline{\text{BREQ}}$ Input | | |
| Question | Why does it take so long between $\overline{\text{BREQ}}$ input and $\overline{\text{BACK}}$ output? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Because the $\overline{\text{BREQ}}$ request is held in the following cases:</p> <ol style="list-style-type: none"> When DMAC (DMA controller) data is being transferred in burst mode or block transfer mode. When waits are inserted during accesses of external addresses. <p>Example: When an instruction with a word-size operand is executed with an 8-bit bus in pin wait mode 1: 1 bus cycle (3 states + inserted wait states + wait states inserted by pin) · 2.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-011A |
| Topic | Interrupt Sampling | | |
| Question | When are external interrupts (NMI, IRQn) sampled? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input checked="" type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | Sampling occurs at every fall of the system clock ϕ . | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See figure 18.17, Interrupt Input Timing, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> See figure 20.17, Interrupt Input Timing, in the following manual: <ul style="list-style-type: none"> • <i>H8/3042 Hardware Manual</i> |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-012A |
| Topic | Holding External Interrupts | | |
| Question | <p>1. Are the IRQn interrupt requests held if they are produced when the IRQnE (IRQ enable) bit of the IER (IRQ enable register), which controls external interrupts (IRQn), is cleared to 0?</p> <p>2. Are IRQn interrupt requests held if they are produced when interrupts are masked with the I and UI bits of the CCR (condition code register)?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>1. Yes. When the signal specified by the ISCR (IRQ sense control register) drives the IRQn pin, the IRQnF (IRQn flag) of the ISR (IRQ status register) is set to 1. This is not affected by the state of the IRQnE bit. When the IRQnE bit is set to 1 while the IRQnF is set to 1, an interrupt is requested. The IRQnF bit can be cleared with software.</p> <p>2. Yes. As in the above case, IRQnF is not affected by the state of the I and UI bits. When the IRQnE and IRQnF bits are set to 1 and the interrupt mask is cleared, the interrupt is accepted.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See figure 5.2, IRQ Interrupt Block Diagram, in the following manuals: | | |
| | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-013A |
| Topic | Receiving NMIs During NMI Processing | | |
| Question | <p>If the NMI has the highest priority and is always accepted, will another NMI be accepted if it is generated while the NMI interrupt processing routine is running?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>If another NMI is generated while an NMI interrupt processing routine is running, that interrupt request is accepted superimposed over the first.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-014A |
| Topic | Edge Rise and Fall Times for Interrupt Pins | | |
| Question | <p>When an edge trigger is used for an external interrupt, what are the longest allowed rise and fall times of the edge?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Make it no more than 2 states. More than this will produce the following effects:</p> <ol style="list-style-type: none"> 1. Interrupts will not be accepted because the edge change is not detected. 2. More than one edge will be detected internally for each change in the external pin signal, so multiple interrupts will be requested. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-015A |
| Topic | Disable Timing for Interrupts | | |
| Question | <ol style="list-style-type: none"> Are interrupts disabled the instant that the peripheral module's interrupt enable bit is cleared to 0? When the interrupt enable bit of the IER (IRQ enable register) is cleared to 0, are interrupt instantly disabled? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is accepted after the instruction completes its execution. Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is not accepted after the instruction completes its execution since the request signal is cleared simultaneously with the enable bit. However, since the IRQn flag is held, the next time the interrupt enable bit is set to 1, that interrupt is accepted. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 5.5.1, Interrupt Generation and Disable Contention, in the following manuals: | | |
| | <ul style="list-style-type: none"> H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Group Hardware Manual | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | Also see section 1.3.2, Holding External Interrupts (QA300H-012A), in this manual. | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-016A |
| Topic | Exception Processing After a Reset | | |
| Question | Are interrupts ever generated immediately following resets? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | No. Immediately after a reset, all interrupts, including NMIs, are disabled. However, when the first instruction of a program is executed, NMIs are accepted. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 4.2.3, Interrupts After a Reset, in the following manuals: | | |
| | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-017A-1 |
| Topic | Using the Interrupt Controller | | |
| Question | <p>How should the two interrupt priority levels be used to make effective use of the interrupt controller?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input checked="" type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>By rewriting the values set in IPRA and IPRB (interrupt priority registers A and B) for every interrupt processing routine, the interrupt priority can be changed at any time. IPRA and IPRB are 1-word registers, so they are easy to manipulate. A sample program is shown in figure 1.4. See the procedures after the figure for a more concrete example on use.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <pre> PUSH R0 ——— Saves content of R0 MOV.W @IPRA, R0 ——— Saves IPRA value PUSH R0 ——— MOV.W #NEW, R0 ——— Sets the new IPRA value to NEW MOV.W R0, @IPRA ——— ANDC #H'BF, CCR ——— Clears the UI bit : : POP R0 ——— Reverts to the saved IPRA value MOV.W R0, @IPRA ——— POP R0 ——— Reverts to the saved R0 value RTE </pre> | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |


Figure 1.4 Sample Program

| | | | |
|----------------|--------------------------------|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-017A-2 |
| Topic | Using the Interrupt Controller | | |
| Answer | | | |

1. Procedure for setting interrupt priority:
 - a. Set the UE (user bit enable) bit of the SYSCR (system control register) to 0, the I bit (interrupt mask) of the CCR (condition code register) to 1, and the CCR's UI (user bit/interrupt mask) bit to 0. In this state, only NMIs and priority 1 interrupt sources are accepted.
 - b. Set the interrupt priorities for each interrupt source on the user end.
 - c. Perform the following processing during the interrupt processing routines. Following the interrupt priorities set by the user, interrupts of priorities lower than the interrupt in question are masked by writing a 0 to the appropriate bits in IPRA and IPRB.
2. Figure 1.5 shows the processing procedures when the interrupt priorities set by the user are as shown in table 1.4.

Table 1.4 Interrupt Priorities


| Interrupt Source | User-Set Priorities | | Initial IPRA, IPRB Settings |
|------------------|---------------------|---------|-----------------------------|
| Timer 1 | 5 | Highest | 1 |
| Timer 2 | 4 | ↑ | 1 |
| SCI 1 | 3 | | 1 |
| Timer 3 | 2 | ↓ | 1 |
| Timer 4 | 1 | | 1 |
| SCI 2 | 0 | Lowest | 1 |

**Figure 1.5 Processing Procedures**

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-018A |
| Topic | Receiving an External IRQ1 After Returning From Hardware Standby Mode | | |
| Question | <p>In the hardware standby mode, I set the $\overline{\text{IRQ1}}$ pin to low and then left the hardware standby mode. Will interrupts be accepted after returning while the $\overline{\text{IRQ1}}$ pin remains low?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Interrupts will not be accepted immediately after returning. A reset clears hardware standby mode. This initializes the IER (IRQ enable register) and IRQ1 becomes disabled (the IRQ1E (IRQ1 enable) bit of the IER = 0). Thereafter, if the IRQ1E bit of the IER is set to 1 and the I and UI bits of the CCR enable interrupts, interrupts will be accepted.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | <p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | | |
|-------------------|--|--------------------|--|--|
| Product | H8/300H | Q&A No. | QA300H-019A | |
| Topic | Interrupt Priority Within Groups | | | |
| Question | <ol style="list-style-type: none"> When external interrupts occur simultaneously within groups with the same priority (for example, IRQ4 to IRQ7) which has priority? When an IRQ4 interrupt occurs during an IRQ7 interrupt processing routine, what happens? (Does IRQ4 wait or does IRQ4 processing take priority?) | | Classification—H8/300H | |
| | | | <input type="checkbox"/> | Software |
| | | | <input type="checkbox"/> | Registers |
| | | | <input type="checkbox"/> | Bus controller |
| | | | <input type="radio"/> | Interrupts |
| | | | <input type="checkbox"/> | Resets |
| | | | <input type="checkbox"/> | Power-down mode |
| | | | <input type="checkbox"/> | Instructions |
| | | | <input type="checkbox"/> | Miscellaneous |
| | | | <input type="checkbox"/> | DMA controller |
| | | | <input type="checkbox"/> | ITU |
| | | | <input type="checkbox"/> | Watchdog timer |
| | | | <input type="checkbox"/> | SCI |
| | | | <input type="checkbox"/> | A/D converter |
| | <input type="checkbox"/> | I/O ports | | |
| Answer | <ol style="list-style-type: none"> A priority is set within the IRQ4 to IRQ7 interrupt group of IRQ4 > IRQ5 > IRQ6 > IRQ7. The IRQ7 is accepted first. After it is accepted, IRQ4 to IRQ7 are all masked. When the I (interrupt mask) and UI (interrupt mask) bits of the CCR (condition code register) are enabled during the IRQ7 processing routine, IRQ4 to IRQ7 can be accepted. When not enabled in the IRQ7 processing routine, the IRQ4 is accepted after returning from the IRQ7 processing routine. | | Related Manuals | |
| | | | Manual Title | |
| | | | Other Technical Documentation | |
| | | | Document Name | See table 5.3, Interrupt Factors, Vector Addresses, and Interrupt Priority Ranking (1), in the following manuals: <ul style="list-style-type: none"> <i>H8/3002 Hardware Manual</i> <i>H8/3003 Hardware Manual</i> <i>H8/3042 Group Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A | |
| | Title | | | |
| References | | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-020A |
| Topic | Interrupts When the Bus Is Released | | |
| Question | Are interrupts that occur when the bus is released held? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input checked="" type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | They are. After the bus release ends, they are accepted after the execution of one instruction. This is the same regardless of whether they are sensed by edge or level. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-021A |
| Topic | NMI Sampling Timing and Receiving After Reset | | |
| Question | After reset, when does sampling of the NMI signal begin? | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input checked="" type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>Sampling of the NMI signal begins simultaneously with the fall of the system clock in which the reset clear was sampled. The NMI is not accepted, however, until after the execution of the first instruction after the reset is cleared (see figure 1.6)</p>  | | Related Manuals Manual Title Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-022A |
| Topic | Initializing SP After Reset | | |
| Question | <p>Why does the SP (stack pointer) have to be initialized immediately after a reset?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | <input type="radio"/> Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>If an interrupt is accepted before the SP is initialized, the save address when the PC (program counter) is saved by the interrupt exception processing becomes undefined. The PC could be written to a blank address, to the I/O registers and so on, which makes it impossible to read them correctly on return. This can cause run-away operation. To avoid this, initialize the SP immediately after a reset.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-023A |
| Topic | Pin State During Power-On Reset | | |
| Question | <p>What pin states do I need to pay attention to during power-on resets?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | <input type="radio"/> Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>During a power-on reset, set the device to an <u>operating mode</u> that uses the mode pins (MD0 to MD2) and keep the <u>STBY</u> pin high. Also remember that the ϕ output data is undefined until oscillation settles.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 3.1.1, Types of Operating Mode Selection, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-024A |
| Topic | $\overline{\text{RESO}}$ Pin Output From $\overline{\text{RES}}$ Pin Input | | |
| Question | <p>What is the $\overline{\text{RESO}}$ pin state for reset state ($\overline{\text{RES}} = \text{low}$)?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input checked="" type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>The $\overline{\text{RESO}}$ pin is high impedance for reset state ($\overline{\text{RES}} = \text{low}$). It does not go to reset output ($\overline{\text{RESO}} = \text{low}$).</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-025A |
| Topic | Connecting $\overline{\text{RES}}$ and $\overline{\text{RESO}}$ Pins | | |
| Question | <p>Is there any problem with taking $\overline{\text{RESO}}$ pin low output and inputting it directly to the $\overline{\text{RES}}$ pin?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>Yes. When a WDT (watchdog timer) overflow causes $\overline{\text{RESO}}$ output to be input directly to the $\overline{\text{RES}}$ pin, a reset caused by $\overline{\text{RES}}$ pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the $\overline{\text{RESO}}$ output as well, meaning that the $\overline{\text{RES}}$ input spec t_{RESW} ($\overline{\text{RES}}$ pin pulse width) minimum of $10 t_{\text{cyc}}$ cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the $\overline{\text{RESO}}$ output does not find its way to the $\overline{\text{RES}}$ pin. (See figure 1.7.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |





Figure 1.7 Connecting $\overline{\text{RES}}$ and $\overline{\text{RESO}}$ Pins

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-026A |
| Topic | Cautions for Reset Input | | |
| Question | <p>Are there any cautions for reset input?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input checked="" type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>When the $\overline{\text{RES}}$ pin is made low, a reset begins, but to be sure that a reset is performed, it must be low for at least 20 ms when the power is turned on and at least 10 system clock cycles when operating. When it goes high thereafter, reset exception processing begins. If these conditions are not satisfied, operation thereafter cannot be guaranteed.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 4.2.2, Reset Sequence, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-027A |
| Topic | Executing Instructions When Switching to Hardware Standby Mode | | |
| Question | <p>What happens to executing instructions when the $\overline{\text{STBY}}$ pin goes low and the hardware standby mode is entered?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | <input type="radio"/> Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>The executing instruction halts without waiting to finish and its operation cannot be guaranteed. To preserve the contents of RAM, clear the RAME (RAM enable) bit of the SYSCR (system control register) to 0.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | <p>See section 17.5.1, Transition to Hardware Standby Mode, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> <p>See section 19.5.1, Transition to Hardware Standby Mode, in the following manual:</p> <ul style="list-style-type: none"> • <i>H8/3042 Group Hardware Manual</i> |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|---------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-028A |
| Topic | Mode Pins During Hardware Standby Mode | | |
| Question | <p>What happens when the mode pins (MD2 to MD0) are changed in hardware standby mode?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | <input type="radio"/> Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The result is abnormal hardware standby mode operation. Do not change the mode pins while in hardware standby mode. When the mode is changed to PROM mode, for example, the power consumption goes up.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |


| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-029A |
| Topic | Returning From Hardware Standby Mode | | |
| Question | <p>I know that the $\overline{\text{RES}}$ pin has to be kept low and the $\overline{\text{STBY}}$ pin changed to high to return from hardware standby mode, but how long before the $\overline{\text{STBY}}$ pin is changed to high does the RES pin have to be low?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="radio"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>To return from hardware standby mode, the $\overline{\text{RES}}$ pin has to be low for 100 ns before the $\overline{\text{STBY}}$ pin is changed to high. (See figure 1.8.)</p> | | Related Manuals |
| |  <p style="text-align: center;">Figure 1.8 Standby Release Timing</p> | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | <p>See Appendix E, Hardware Standby Mode Transition (Return Timing), in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------------|---|--------------------|--|--------------------------|----------|--------------------------|-----------|--------------------------|----------------|--------------------------|------------|--------------------------|--------|--------------------------|-----------------|--------------------------|--------------|--------------------------|---------------|--------------------------|----------------|--------------------------|-----|--------------------------|----------------|--------------------------|-----|--------------------------|---------------|--------------------------|-----------|
| Product | H8/300H | Q&A No. | QA300H-030A | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Topic | Interrupt Sampling and Receiving in Sleep Mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <ol style="list-style-type: none"> When are external interrupts sampled during sleep mode? How many states after an interrupt is sampled is sleep mode cleared? | | Classification—H8/300H <table border="1"> <tr><td><input type="checkbox"/></td><td>Software</td></tr> <tr><td><input type="checkbox"/></td><td>Registers</td></tr> <tr><td><input type="checkbox"/></td><td>Bus controller</td></tr> <tr><td><input type="checkbox"/></td><td>Interrupts</td></tr> <tr><td><input type="checkbox"/></td><td>Resets</td></tr> <tr><td><input type="checkbox"/></td><td>Power-down mode</td></tr> <tr><td><input type="checkbox"/></td><td>Instructions</td></tr> <tr><td><input type="checkbox"/></td><td>Miscellaneous</td></tr> <tr><td><input type="checkbox"/></td><td>DMA controller</td></tr> <tr><td><input type="checkbox"/></td><td>ITU</td></tr> <tr><td><input type="checkbox"/></td><td>Watchdog timer</td></tr> <tr><td><input type="checkbox"/></td><td>SCI</td></tr> <tr><td><input type="checkbox"/></td><td>A/D converter</td></tr> <tr><td><input type="checkbox"/></td><td>I/O ports</td></tr> </table> | <input type="checkbox"/> | Software | <input type="checkbox"/> | Registers | <input type="checkbox"/> | Bus controller | <input type="checkbox"/> | Interrupts | <input type="checkbox"/> | Resets | <input type="checkbox"/> | Power-down mode | <input type="checkbox"/> | Instructions | <input type="checkbox"/> | Miscellaneous | <input type="checkbox"/> | DMA controller | <input type="checkbox"/> | ITU | <input type="checkbox"/> | Watchdog timer | <input type="checkbox"/> | SCI | <input type="checkbox"/> | A/D converter | <input type="checkbox"/> | I/O ports |
| <input type="checkbox"/> | Software | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Registers | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Resets | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Instructions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | ITU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | SCI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <ol style="list-style-type: none"> Sampling is the same as during program execution. Sampling occurs at every fall of the system clock. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.) | | Related Manuals <table border="1"> <tr> <td>Manual Title</td> <td></td> </tr> </table> | Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <p>1: SP-2 2: SP-4 3, 4: Interrupt vector address 5, 6: Saved PC and saved CCR 7, 8: Interrupt processing routine start address (contents of vector address)</p> <p>Note: Example is an H8/3003 (16-bit bus mode, 2-state access, stack is external memory)</p> | | Other Technical Documentation <table border="1"> <tr> <td>Document Name</td> <td></td> </tr> </table> | Document Name | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <p>Figure 1.9 Timing of Clearing Sleep Mode by Interrupt</p> | | Related Microcomputer Technical Q&A <table border="1"> <tr> <td>Title</td> <td></td> </tr> </table> | Title | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | | |
|-----------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-031A |
| Topic | Execution Time in Software Standby Mode | | |
| Question | How many states are needed to transition to the software standby mode using a SLEEP instruction? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The time required to transition to the software standby mode is the time (states) required for the SLEEP instruction to execute. When the SLEEP instruction is stated in on-chip memory, it takes 2 states; when the SLEEP instruction is in external 8-bit 3-state-access space, it takes 6 states. The figure below shows the timing for execution of the SLEEP instruction. (See figure 1.10.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | <p>Figure 1.10 Sleep Instruction Timing</p> <p>1: PC 2: PC+2 3: SLEEP instruction 4: Next instruction (not executed)</p> | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-032A-1 |
| Topic | Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction | | |
| Question | <p>How does the H8/300H CPU operate when an interrupt comes in during a SLEEP instruction fetch or while a SLEEP instruction is executing?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Operation varies, depending on the time the interrupt request occurs, as shown below:</p> <p>A. During SLEEP instruction fetch: The interrupt exception processing starts after the previous instruction finishes executing. The saved PC becomes the address of the SLEEP instruction. After returning from the interrupt service routine, the SLEEP instruction executes.</p> <p>B. During SLEEP instruction execution (case 1): Interrupt exception processing starts without going through the sleep state. The saved PC becomes the address of the instruction after the SLEEP instruction. After returning from the interrupt service routine, the instruction after the SLEEP instruction executes.</p> <p>C. During SLEEP instruction execution (case 2): The sleep mode is canceled 6 states later and the interrupt service routine starts. (See figure 1.11.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|----------------|---|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-032A-2 |
| Topic | Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction | | |
| Answer | | | |



- 1: SP
 - 2: SP + 2
 - 3: SLEEP instruction
 - 4: Next instruction
- Note: During H8/3003 (mode 2, 2-state access)

Figure 1.11 Timing When an Interrupt Request Occurs During SLEEP Instruction Fetch or Execution

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-033A |
| Topic | Support for the DAA (DAS) Instruction with the INC (DEC) Instruction | | |
| Question | <ol style="list-style-type: none"> The DAA instruction can be used with an add instruction (ADD), but how about executing it after an INC instruction executes? The DAS instruction can be used with a subtract instruction (SUB), but how about executing it after an DEC instruction executes? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> Execution of a DAA instruction after execution of an INC instruction is not supported, since the C and H flags do not reflect the results of the operation after INC instruction execution. To increment decimal data, execute a DAA instruction after adding 1 with the ADD instruction (ADD.B #1, Rd). Execution of a DAS instruction after execution of an DEC instruction is not supported, since the C and H flags do not reflect the results of the operation after DEC instruction execution. To decrement decimal data, execute a DAS instruction after adding -1 with the ADD instruction (ADD .B #-1, Rd) and inverting the C and H flags (XORC #A0, CCR). | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | Actual operation is determined by the flag state. | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-034A |
| Topic | BRA and BRN Instructions | | |
| Question | <p>1. What is the difference between BRA (BT) and JMP? Also, what does it mean for the condition to be "True"?</p> <p>2. What does it mean for the BRN (BF) condition to be "False"?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>1. The BRA instruction can be used just like the JMP instruction, but differs in the following points:</p> <ul style="list-style-type: none"> • It can only branch in the range +127 bytes to -128 bytes for d:8 and +32767 bytes to -32768 bytes for d:16. • If the relative values of objects do not change, the program can be relocated. • Execution states and instruction size are different. • Assembler format is different. <p>A condition of True means that since this instruction always branches, the branch condition is always True.</p> <p>2. A condition of False means that since this instruction never branches, the branch condition is always False.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| Product | H8/300H | Q&A No. | QA300H-035A | | | | | | | | | | | | | | |
|-------------------|--|--------------------|--|-------------------------------------|-------------------------------------|-----|-----|---|----|------|---|----|-----|---|--|----|------------------------|
| Topic | BRN Instruction | | | | | | | | | | | | | | | | |
| Question | <p>What kind of instruction is BRN (BF)?</p> | | Classification—H8/300H | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Software | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Registers | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Bus controller | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Interrupts | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Resets | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Power-down mode | | | | | | | | | | | | | | |
| | | | <input checked="" type="checkbox"/> Instructions | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Miscellaneous | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> DMA controller | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> ITU | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Watchdog timer | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> SCI | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> A/D converter | | | | | | | | | | | | | | |
| | <input type="checkbox"/> I/O ports | | | | | | | | | | | | | | | | |
| Answer | <p>BRN is a convenient instruction that replaces conditional branch instructions during debugging. It operates the same as the NOP instruction, but its size and execution time differ as described in table 1.5.</p> <p>Table 1.5 The BRN Instruction</p> <table border="1"> <thead> <tr> <th>Instruction</th> <th>Instruction Size (Bytes)</th> <th>Instruction Execution Time (States)</th> </tr> </thead> <tbody> <tr> <td rowspan="2">BRN</td> <td>d:8</td> <td>2</td> <td>4*</td> </tr> <tr> <td>d:16</td> <td>4</td> <td>6*</td> </tr> <tr> <td>NOP</td> <td>2</td> <td></td> <td>2*</td> </tr> </tbody> </table> <p>Note: * For a 16-bit bus/2-state access space or an instruction fetch from the on-chip ROM.</p> | | Instruction | Instruction Size (Bytes) | Instruction Execution Time (States) | BRN | d:8 | 2 | 4* | d:16 | 4 | 6* | NOP | 2 | | 2* | Related Manuals |
| Instruction | | | Instruction Size (Bytes) | Instruction Execution Time (States) | | | | | | | | | | | | | |
| BRN | | | d:8 | 2 | 4* | | | | | | | | | | | | |
| | | | d:16 | 4 | 6* | | | | | | | | | | | | |
| NOP | | | 2 | | 2* | | | | | | | | | | | | |
| | Manual Title | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | Other Technical Documentation | | | | | | | | | | | | | | | | |
| | Document Name | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | Related Microcomputer Technical Q&A | | | | | | | | | | | | | | | | |
| | Title | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| References | <p>Like BRN, BRA (BT) is convenient to use during debugging.</p> | | | | | | | | | | | | | | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-036A |
| Topic | The SUBX Instruction | | |
| Question | <p>Why does the SUBX instruction (subtraction with carry) preserve the Z flag when the result of execution is 0?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The SUBX instruction is used to divide a subtraction operation into multiple subtractions. After the SUBX instruction is executed, the Z flag reflects the result of all of these operations (See figure 1.12.). It does not reflect the results of each individual SUBX instruction.</p> <div data-bbox="105 881 807 1019" style="border: 1px solid black; padding: 10px; margin: 10px 0;"> </div> <p style="text-align: center;">Figure 1.12 Z Flag</p> <p>When the SUBX instruction results in a 0, the Z flag thus holds the result of the previous operation.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-037A |
| Topic | Odd Address Values During STC Instruction Execution | | |
| Question | <p>What is the odd address value when an STC instruction is executed and the CCR stored in an (register indirect) even address?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input checked="" type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Undefined.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-038A |
| Topic | Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing | | |
| Question | <ol style="list-style-type: none"> When an interrupt occurs during the execution of an EEPMOV instruction, what happens to that interrupt request? What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 2.2.28 (items 1 and 2), EEPMOV, in the following manual: | | |
| | <ul style="list-style-type: none"> <i>H8/300H Series Software Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-039A |
| Topic | The Difference Between EEPMOV.B and EEPMOV.W | | |
| Question | <p>What is the difference between EEPMOV.B and EEPMOV.W?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>The transfer data size of both the EEPMOV.B and EEPMOV.W instructions is byte, but there are some differences, as described below.</p> <ul style="list-style-type: none"> Size of register that counts the transfer bytes: EEPMOV.B: Byte (maximum number of transfer bytes is 255). EEPMOV.W: Word (maximum number of transfer bytes is 65535). Enable/disable of interrupt acceptance: EEPMOV.B: Accepted after instruction executes (all held). EEPMOV.W: NMI alone is accepted after transfer of byte in transfer is completed (all others held). | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 2.2.28 (1), (2) EEPMOV | | |
| | <ul style="list-style-type: none"> <i>H8/300H Series Software Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |







| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-040A |
| Topic | Cautions on Stack Operation | | |
| Question | Are there any particular cautions about stack operation to be aware of? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | On the H8/300H, the stack area is always accessed by word or longword. When the stack pointer is set to an odd number, malfunctions can result. Use the PUSH or POP instructions to stack. The initial value of SP (stack pointer) is undefined. It is initialized by the user. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 2.4.4 Initial CPU Resistor, section 2.5.2 Memory Data Formats, in the following manuals: | | |
| | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |


| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-041A |
| Topic | On-Chip Peripheral LSI Access When the Bus Is Released | | |
| Question | Can external devices (bus master) access internal registers of the H8/300H when the H8/300H CPU has released the bus to an external device? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | No. Internal registers cannot be accessed from external devices. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-042A |
| Topic | Areas That Can Be Used as ROM by the Vector Table | | |
| Question | <ol style="list-style-type: none"> Can the empty areas of the vector table (reserved by system or reserve) be used as ROM? Can the empty areas of the I/O registers be used as ROM? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <ol style="list-style-type: none"> The vector numbers reserved by the system (4 to 6) on the vector table cannot be used. Reserve addresses, however, can be used as ROM. Unused interrupt vector addresses on the vector table can also be used. The empty areas of the I/O registers cannot be used. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>Items reserved by the system are used by development tools. Addresses reserved by the system and reserve addresses are listed in the manual. Branch address areas of "memory indirect" addressing can use addresses other than those reserved by the system or those of used by the vector table.</p> | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-043A |
| Topic | Pin State During the Oscillation Settling Time | | |
| Question | <p>What are the pin states during oscillation settling time after the software standby mode is cleared?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The same as in the software standby mode.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Section 2 On-Chip Peripherals

| Product | Common | Q&A No. | QA300H-101-1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|--|---|--------------------------|----------|----------------------------|-----------|--------------------------|----------------------------|--------------------------|--|----------------------------|-----------|----------------------------|-----------------|--------------------------|---|--------------------------|---------------|-----------------------|----------------|--------------------------|-----|--------------------------|----------------|--------------------------|-----|--------------------------|---------------|--------------------------|-----------|
| Topic | Receiving DMAC Startup Requests | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <p>When a DMA controller startup request occurs:</p> <ol style="list-style-type: none"> When is the request forced to wait? Is the request accepted under the following conditions? <ul style="list-style-type: none"> During EEPMOV execution During read-modify-write instruction execution During DMAC cycle steal transfers. | | Classification—H8/300H <table border="1"> <tr><td><input type="checkbox"/></td><td>Software</td></tr> <tr><td><input type="checkbox"/></td><td>Registers</td></tr> <tr><td><input type="checkbox"/></td><td>Bus controller</td></tr> <tr><td><input type="checkbox"/></td><td>Interrupts</td></tr> <tr><td><input type="checkbox"/></td><td>Resets</td></tr> <tr><td><input type="checkbox"/></td><td>Power-down mode</td></tr> <tr><td><input type="checkbox"/></td><td>Instructions</td></tr> <tr><td><input type="checkbox"/></td><td>Miscellaneous</td></tr> <tr><td><input type="radio"/></td><td>DMA controller</td></tr> <tr><td><input type="checkbox"/></td><td>ITU</td></tr> <tr><td><input type="checkbox"/></td><td>Watchdog timer</td></tr> <tr><td><input type="checkbox"/></td><td>SCI</td></tr> <tr><td><input type="checkbox"/></td><td>A/D converter</td></tr> <tr><td><input type="checkbox"/></td><td>I/O ports</td></tr> </table> | <input type="checkbox"/> | Software | <input type="checkbox"/> | Registers | <input type="checkbox"/> | Bus controller | <input type="checkbox"/> | Interrupts | <input type="checkbox"/> | Resets | <input type="checkbox"/> | Power-down mode | <input type="checkbox"/> | Instructions | <input type="checkbox"/> | Miscellaneous | <input type="radio"/> | DMA controller | <input type="checkbox"/> | ITU | <input type="checkbox"/> | Watchdog timer | <input type="checkbox"/> | SCI | <input type="checkbox"/> | A/D converter | <input type="checkbox"/> | I/O ports |
| <input type="checkbox"/> | Software | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Registers | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Resets | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Instructions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="radio"/> | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | ITU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | SCI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <ol style="list-style-type: none"> The bus arbiter priority order is: external bus master > refresh controller > DMAC > CPU. This means that DMA requests are not accepted when an external bus master or refresh controller with a priority higher than the DMAC has the bus. Since the DMAC channels have the priorities (for H8/3003) shown in table 2.1, the request waits when a higher priority channel is transferring. <p>Table 2.1 DMAC Channel Priority</p> <table border="1"> <thead> <tr> <th>Short Address Mode</th> <th>Full Address Mode</th> <th>Priority</th> </tr> </thead> <tbody> <tr> <td>Channel 0 A Channel 0 B</td> <td>Channel 0</td> <td>Highest</td> </tr> <tr> <td>Channel 1 A Channel 1 B</td> <td>Channel 1</td> <td rowspan="2" style="text-align: center;">   </td> </tr> <tr> <td>Channel 2 A Channel 2 B</td> <td>Channel 2</td> </tr> <tr> <td>Channel 3 A Channel 3 B</td> <td>Channel 3</td> <td>Lowest</td> </tr> </tbody> </table> | | Short Address Mode | Full Address Mode | Priority | Channel 0 A Channel 0 B | Channel 0 | Highest | Channel 1 A Channel 1 B | Channel 1 |   | Channel 2 A Channel 2 B | Channel 2 | Channel 3 A Channel 3 B | Channel 3 | Lowest | Related Manuals <table border="1"> <tr> <th>Manual Title</th> </tr> <tr> <td> </td> </tr> </table> Other Technical Documentation <table border="1"> <tr> <th>Document Name</th> </tr> <tr> <td> </td> </tr> </table> Related Microcomputer Technical Q&A <table border="1"> <tr> <th>Title</th> </tr> <tr> <td> </td> </tr> </table> | Manual Title | | Document Name | | Title | | | | | | | | | |
| Short Address Mode | Full Address Mode | Priority | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Channel 0 A Channel 0 B | Channel 0 | Highest | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Channel 1 A Channel 1 B | Channel 1 |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Channel 2 A Channel 2 B | Channel 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Channel 3 A Channel 3 B | Channel 3 | Lowest | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | | |
|-------------------|---|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-101-2 |
| Topic | Receiving DMAC Startup Requests | | |
| Answer | <p>2. During EEPMOV execution, requests are accepted between the read cycle and the write cycle. During read-modify-write instruction execution, requests are accepted between the read cycle, instruction fetch, and the write cycle. During cycle steal transfers, requests are accepted if the channel of the transfer request is higher in priority than the current channel.</p> | | |
| References | <p>1. BSET, BCLR, BNOT, BST and BIST are read-modify-write instructions. 2. When the wait is longer than those described above, wait states may have been inserted by a CPU bus cycle that has a DREQ request. (See figure 2.1.)</p> | | |
| |  <p style="text-align: center;">Figure 2.1 Wait State Insertion</p> | | |




| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-102 |
| Topic | Addresses During DMA Transfers | | |
| Question | Doesn't the CPU cause problems in DMAC operation if it reads the MAR (memory address register) during DMA transfers? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="radio"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>Reading the MAR does not have any affect on DMA operation. However, when longword data is read, a DMA cycle can enter in between reading of the top 16-bits of data and the bottom 16-bits of data, as described in the manual. As a result, the value read may differ from the actual value. The timing at which the MAR is updated is shown in figure 2.2.</p>  <p>1. MAR updated at transfer source. 2. Counter updated. 3. MAR updated at transfer destination Note: MAR also updated at transfer source at 1' (during burst transfers and in the block transfer mode).</p> | | Related Manuals |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | There should be no mistake in the value read so long as the bottom 16-bit (MARH, MARL) value is read with the MOV.W instruction. | | |

Figure 2.2 MAR Update Timing

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-103 |
| Topic | $\overline{\text{TEND}}$ Signal Output Timing 1 | | |
| Question | Is the $\overline{\text{TEND}}$ signal output at every byte/word transfer? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="radio"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The $\overline{\text{TEND}}$ signal is output when the startup source is an external request (using the $\overline{\text{DREQ}}$ pin). In operating modes other than block transfer mode, the $\overline{\text{TEND}}$ signal is driven low during the final transfer write cycle. For block transfers, it is low during the write cycle just before the end of a 1 block transfer. It is not output at every byte/word. (See figure 2.3.)</p>  | | Related Manuals |
| | | | Manual Title |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-104 |
| Topic | $\overline{\text{TEND}}$ Signal Output Timing 2 | | |
| Question | At what timing is the $\overline{\text{TEND}}$ signal output? | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The $\overline{\text{TEND}}$ signal is output in the write cycle when the ETCR (transfer count register) becomes H'00. Figure 2.4 illustrates the timing.</p>  <p style="text-align: center;">Figure 2.4 $\overline{\text{TEND}}$ Output Timing</p> | | Related Manuals Manual Title Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title |
| References | | | |

| | | | |
|-------------------|---|--------------------|---|
| Product | Common | Q&A No. | QA300H-105 |
| Topic | The Relationship Between the DMAC's DTE and DTIE Bits | | |
| Question | <p>When the DTIE (data transfer interrupt enable) bit is 1 and the DTE (data transfer enable) bit is then cleared to 0, the manual says that an interrupt is requested of the CPU.</p> <ol style="list-style-type: none"> Will DMA transfer end interrupts occur continuously, as shown in figure 2.5? If so, what can be done to keep interrupts from occurring? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| | <p style="text-align: center;">Figure 2.5 Continuous Interrupts from DTE and DTIE</p> | | |
| Answer | <ol style="list-style-type: none"> Yes, interrupts will occur continuously. If DTE = 0 and DTIE = 1 (enabling interrupts), interrupts will always be produced. To prevent this, set DTE to 1 (the BSET instruction can be used), or clear the DTIE bit to 0 (the BCLR instruction can be used). | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-106 |
| Topic | DMAC Startup | | |
| Question | <p>When the DMAC is started up with an ITU compare match interrupt, what happens if the I (interrupt mask) and UI (user bit/interrupt mask) of the CCR (condition code register) are masked?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | ○ DMA controller |
| | | | ITU |
| | Watchdog timer | | |
| | SCI | | |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>Interrupts selected as DMAC startup sources are not affected by the CPU's interrupt mask bits (I and UI bits). (See figure 2.6.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>Related Microcomputer Technical Q&A</p> | | Title |
| | | | |
| References | <p>When an interrupt is disabled with an interrupt enable bit in a module, interrupts will not occur for either the DMAC startup request or the CPU.</p> | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-107 |
| Topic | The DMAC and Timer Interrupts | | |
| Question | <p>When the DMAC startup source has compare-matched the ITU, is an interrupt produced to the CPU of the ITU?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>Interrupt requests selected as startup sources startup the DMAC when the DTE (data transfer enable) bit of the DMAC's DTCR (data transfer control register) is set to 1, and no interrupt is generated to the CPU.</p> <p>When the DTE bit is 0, no startup request is generated and an interrupt goes to the CPU. An interrupt that is used as a startup source cannot simultaneously generate an interrupt to the CPU.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |


| | | | |
|-------------------|--|--|--|
| Product | Common | Q&A No. | QA300H-108 |
| Topic | Operation After a DMAC End Interrupt Is Generated 1 | | |
| Question | <p>When the transfer count register becomes H'0000 while the DMAC is in use and an end interrupt is generated:</p> <ol style="list-style-type: none"> When is the next transfer request accepted? Are transfer requests generated before the DMA transfer starts ignored? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="radio"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <ol style="list-style-type: none"> The next transfer request is accepted when the DTE (data transfer enable) bit is set to 1 by software. When the transfer count register reaches H'0000 and a transfer end interrupt is generated, the DTE bit of the DTCR (data transfer control register) is cleared and data transfer is disabled. To do another transfer, set the transfer count register during the end interrupt routine and then set the DTE bit to 1. When the startup request is an internal interrupt, a CPU interrupt is requested when the DTE bit is 0. For more information, see the hardware manual. When the startup request is an external request, it is ignored if it is an edge. | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | Document Name | See section 8.6, Cautions on Use, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Group Hardware Manual</i> | |
| | Related Microcomputer Technical Q&A | Title | |
| References | | | |

| | | | |
|-------------------|---|--------------------|---|
| Product | Common | Q&A No. | QA300H-109 |
| Topic | Operation After a DMAC End Interrupt Is Generated 2 | | |
| Question | When the transfer count register becomes H'0000 while the DMAC is in use and the transfer ends, when is the transfer end interrupt generated? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>After the transfer ends, an interrupt request is generated and the bus is released. When the CPU captures the bus, the transfer end interrupt is performed after the executing instruction ends. (See figure 2.7.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |

Figure 2.7 Timing at DMAC End Interrupt

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-110 |
| Topic | DMA Transfers Started up by Serial Transfers | | |
| Question | <p>Can more than 256 transfers be done between memory and I/Os when SCI and DMAC are used together to send and receive?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>When the DMAC is started up by the SCI, I/O mode should be used. The maximum number of transfers allowed will then be 65,536. To transfer more data than this, data must be stored in memory and the transfer counter reset with a transfer end interrupt.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-111 |
| Topic | Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin | | |
| Question | <p>Why is 4 states the minimum time to startup the DMAC from the $\overline{\text{DREQ}}$ pin?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The delay time from the $\overline{\text{DREQ}}$ pin to the internal DMAC module is 2 states. The bus arbiter internal processing time is also 2 states. This means a minimum of 4 states (the sum of these figures) is required.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-----------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-112 |
| Topic | Reverse Operation in the DMA Repeat Mode | | |
| Question | What do I do to pause a DMA transfer that uses repeat mode and then start it up in the opposite direction? | | Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous <input type="radio"/> DMA controller ITU Watchdog timer SCI A/D converter I/O ports |
| Answer | <p>The flowchart in figure 2.8 illustrates the process.</p>  <p>Figure 2.8 Reverse Operation in the DMA Repeat Mode</p> | | Related Manuals Manual Title Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title |

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-113 |
| Topic | Use of Dual-Function Pins | | |
| Question | <p>When the DMAC is used under the following conditions, can the $\overline{\text{TEND}}/\overline{\text{CS}}$ dual-function pin be used as a $\overline{\text{CS}}$ output?</p> <p>Conditions: Full-address transfer mode, external request (low level input from $\overline{\text{DREQ}}$ pin) for the startup source.</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>It cannot be used as a $\overline{\text{CS}}$ output. When external request is selected as the startup source, the $\overline{\text{TEND}}/\overline{\text{CS}}$ dual-function pin concerned becomes a $\overline{\text{TEND}}$ output pin. For more information, see the I/O Port section in the hardware manual.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See section 9, I/O Ports, in the following manual: <ul style="list-style-type: none"> • <i>H8/3003 Hardware Manual</i> |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-114 |
| Topic | I/O Ports and the $\overline{\text{DREQ}}$ Pin | | |
| Question | <ol style="list-style-type: none"> How should the DTE (data transfer enable) bit of the DTCR (data transfer control register) be set to use pins that are used both as $\overline{\text{DREQ}}$ pins and I/O ports as I/O ports? How should dual-function pins be set for use as $\overline{\text{DREQ}}$ pins? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <ol style="list-style-type: none"> They can be used as I/O ports without regard to the DTE bit. To use dual-function pins as $\overline{\text{DREQ}}$ pins, clear the DDR (data direction register) of affected ports to 0. When the DDR is set to 1, port output is detected as $\overline{\text{DREQ}}$ input. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-115 |
| Topic | PWM Mode and Interrupts | | |
| Question | <p>When the ITU is used in the PWM mode and interrupts are enabled, is it necessary to clear the IMFB (input capture/compare match flag B) of the TSR (timer status register) to 0 within the interrupt processing routine or is the IMFB automatically cleared when an IMIB interrupt is generated?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="radio"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The IMFB flag must be cleared to 0 within the interrupt processing routine. The timing when the flag is cleared by the program is shown in figure 2.9.</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | <p>To clear the IMFB flag, use the BCLR instruction.</p> | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-116 |
| Topic | Clearing the Counters | | |
| Question | How do I clear the ITU counter using software? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | Clear the TCNT (timer counter) by writing H'0000 to it. The counter value is not cleared by rewriting the TSTR (timer start register). | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-117 |
| Topic | Pulse Output From the ITU | | |
| Question | How do I get a specific number of pulses output (say, 10) and then stop the pulse output? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <ol style="list-style-type: none"> When 1 DMAC channel can be used: Pulses are output in the ITU's PWM mode. In this case, the DMAC is started up by an ITU compare match. Set DMA transfers for 10 and generate a transfer end interrupt to stop the ITU. This DMA transfer is aimed at starting up 10 times; set the data transfer so that it does not affect CPU operation (transfer data, transfer source address, transfer destination address). When other timers can be used: Output pulses are input to the TCLK pin (clock input pin) and events counted by another timer (x). When the timer (x) compare register reaches a count of 10, a compare match interrupt is generated and the ITU stops. On the H8/300H, TIOCA0/TCLKC and TIOCB0/TCLKD are dual-function pins. For this reason, no extra wiring needs to be added on the board to output pulses from channel 0 and use TCLKC and TCLKD as input pins. When using software: Generate compare match interrupts each time and count with the interrupt processing routine. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-118 |
| Topic | ITU Cascade Connections | | |
| Question | <p>Can cascade connections be used with the ITU?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | <input type="radio"/> ITU | | |
| | Watchdog timer | | |
| | SCI | | |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The PA2 and PA3 pins of port A are dual function pins for outputs TIOCA0 and TIOCB0 of the ITU's channel 0 and clock inputs TCLKC and TCLKD. This enables direct ITU cascade connections without external wiring. The count timing for the ITU in the host is shown in figure 2.10.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |





Figure 2.10 ITU Count Timing

When there is no wiring from TIOCA0/TCLKC or TIOCB0/TCLKD to off the chip and the load is light, TCLKC and TCLKD sample the compare match output of TIOCA0 and TIOCB0 at the rise of the next ϕ .

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-119 |
| Topic | Setting the ITU's PWM Output | | |
| Question | <p>When the ITU is used in PWM mode, how should the TIOR (timer I/O control register) be set?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The TIOR setting does not affect PWM output. When the PWM mode is set with the PWM bit of the TMDRs (timer mode registers) located in each of the channels of the ITU, GRA/GRB are used as output compare registers for output setting, regardless of the contents of the TIOR.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|---|---|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-120-1 |
| Topic | ITU Output and Port Output | | |
| Question | <p>When the ITU is set to toggle output on a GRB (output capture/input compare dual-function register B) compare match to get the output shown in figure 2.11, what kind of value is output when changing from port output to ITU output?</p> | | |
|  <p>Figure 2.11 ITU Output and Port Output (Q)</p> | Classification—H8/300H | | |
| | Software | | |
| | Registers | | |
| | Bus controller | | |
| | Interrupts | | |
| | Resets | | |
| | Power-down mode | | |
| | Instructions | | |
| | Miscellaneous | | |
| | DMA controller | | |
| | <input type="radio"/> ITU | | |
| | Watchdog timer | | |
| | SCI | | |
| | A/D converter | | |
| I/O ports | | | |
| Related Manuals | | | |
| Manual Title | | | |
| | | | |
| Other Technical Documentation | | | |
| Document Name | | | |
| | | | |
| Related Microcomputer Technical Q&A | | | |
| Title | | | |
| | | | |
| References | | | |

| | | | |
|---|--|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-120-2 |
| Topic | ITU Output and Port Output | | |
| Answer | <ol style="list-style-type: none"> When port output is changed to ITU output, the value from before the change is output. When a compare match signal is generated at the point when the port output is to be changed to ITU output, the value changes. (See figure 2.12.) | | |
| <p>Case 1</p> <p>TIOCB output, port output</p> <p>Output becomes high at ITU toggle output</p> <p>High output before set for port output</p> <p>ITU output</p> <p>I/O port output</p> <p>ITU output</p> <p>Port output set to low by program</p> <p>Set to ITU toggle output again in program</p> <p>Case 2</p> <p>Compare match signal</p> <p>TIOCB output, port output</p> <p>Output becomes high at ITU toggle output</p> <p>Low level output, since compare match signal is generated before setting to ITU output</p> <p>ITU output</p> <p>I/O port output</p> <p>ITU output</p> <p>Port output set to low by program</p> <p>Set to ITU toggle output again by program</p> | | | |
| Figure 2.12 ITU Output and Port Output (A) | | | |
| References | <ol style="list-style-type: none"> When the ITU was started after a reset, the TIOCB output is low until the first compare match occurs. When set to input capture and output is disabled, the output level changes when an input capture occurs. | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-121-1 |
| Topic | ITU Settings | | |
| Question | <p>Please explain in detail the pulse width, cycle settings and register settings for ITU pulse output as well as the relationship to the internal clock.</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>When outputting pulses in the PWM mode, the duty can be found from the following equation.</p> $\text{Duty} = n + 1 / N + 1$ <p>where GRA = n (set the counter value corresponding to the Low width - 1), and GRB = N (set the counter value corresponding to the cycle - 1)</p> <p>Example: When the operating frequency is 10 MHz, the internal clock for the count is $\phi/2$ and GRB = 9, so to get a duty of 50% (with an N of 9):</p> $(n + 1)/(9 + 1) = 0.5$ <p>GRA must be set to 4. The exact timing is shown in figures 2.13 to 2.16.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|----------------|--------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-121-2 |
| Topic | ITU Settings | | |
| Answer | | | |




Figure 2.13 ITU Settings (1)




Figure 2.14 ITU Settings (2)




Figure 2.15 ITU Settings (3)

| | | | |
|----------------|--------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-121-3 |
| Topic | ITU Settings | | |
| Answer | | | |




Figure 2.16 ITU Settings (4)

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-122 |
| Topic | Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode | | |
| Question | <p>The manual states that "TCNT4 runs independently" when reset-synchronized PWM mode is used. Do this mean it can be used for other purposes?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>Reset-synchronized PWM mode uses channels 3 and 4 together, but the only counters and registers it uses are TCNT3, GRA3, GRA4, GRB3, and GRB4. This allows TCNT4 to be used independently. One way to use it might be to run it as an interval timer using counter overflows.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-123 |
| Topic | Halting the WDT's System Clock | | |
| Question | <p>When the system clock is halted, does the WDT (watchdog timer) detect abnormalities?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | <input type="radio"/> Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| Answer | <p>When the system clock of the entire LSI is halted, the WDT count stops as well, so it cannot detect abnormalities.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-124 |
| Topic | Using the RDR and TDR When the SCI Is Not Being Used | | |
| Question | <p>When the SCI is not being used:</p> <ol style="list-style-type: none"> Can the RDR (receive data register) be used as a data register? Can the TDR (transmit data register)? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>Yes and No.</p> <ol style="list-style-type: none"> The RDR cannot be used as a data register because it is a read-only register. The TDR can be used as a data register. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-125 |
| Topic | I/O Settings of Clock Pins for the SCI | | |
| Question | <p>When the SCI is being used, does the DDR (data direction register) of the port for the SCK (serial clock) pin set the I/O specification for that pin?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The I/O direction for the SCK pin when the SCI is being used is specified by the $\overline{C/A}$ bit (communications mode) of the SMR (serial mode register) and the CKE1 and CKE0 (clock enable) bits of the SCR (serial control register). Setting the DDR of the port is not necessary.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-126 |
| Topic | Serial I/O Pin State | | |
| Question | <p>After using the dual-function pins that can be used as I/O ports (TXD, RXD and SCK) as SCI pins, I reset them as I/O ports with the SCR (serial control register) and SMR (serial mode register). What happens to the values of the DDR (data direction register) pins when this happens?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>SCI operation does not affect the contents of the DDR of the I/O port. This means that in the case described above the DDR holds the value it had before being set as an SCI pin.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | Title |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-127 |
| Topic | Simultaneous Transmission and Reception with the SCI | | |
| Question | <p>When the SCI is being used, can transmission using the internal clock occur simultaneous with reception on the external clock (or vice versa)?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <p>Only 1 clock source can be selected as the SCI transfer clock. This prevents simultaneous transmission and reception using 2 types of clocks. Simultaneous transmission/reception using the same clock is possible.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-128 |
| Topic | RDRF | | |
| Question | <p>What happens if, when clearing the RDRF (receive data register full) flag of the SSR (serial status register) to 0 during SCI reception, it is cleared to 0 directly without first reading a 1?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>It will not be cleared. When the BCLR instruction is used, the SSR is first read in byte units, then the bit that corresponds to the RDRF flag is cleared to 0 and a write occurs, again in byte units. While the RDRF flag is set to 1 (RXI interrupt processing routine), the BCLR instruction thus cannot clear the RDRF flag.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-129-1 |
| Topic | Setting for Asynchronous Transmission | | |
| Question | Asynchronous transmission uses the SCI. How do I set it to do a transfer by software (i.e., using the data empty interrupt (TXI) but not the DMAC)? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>When the TDRE = 1, the data empty interrupt is always generated and the TIE is set to 1. There are thus 2 methods.</p> <ol style="list-style-type: none"> Setting the first byte with an interrupt processing routine: Rn ← 0 (transfer counter) TE = 1 (transfer enable) TIE = 1 (empty interrupt enable) Setting the first byte with the initialization: Rn ← 1 (transfer counter) TE = 1 (transfer enable) First byte set to TDR TDRE cleared (transfer starts, TDRE = 1 after TDR → TSR) TIE = 1 (empty interrupt enable) <p>In either case, the TXI interrupt processing routine is as shown in the figure 2.17.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|----------------|---------------------------------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-129-2 |
| Topic | Setting for Asynchronous Transmission | | |
| Answer | | | |






Figure 2.17 TXI Interrupt Processing Routine

| Product | Common | Q&A No. | QA300H-130-1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------------------|--|--------------------|--|------------------------|--|--------------------------|----------|--------------------------|-----------|-------------------------------|----------------|--------------------------|------------|--------------------------|--------|-------------------------------------|-----------------|--------------------------|--------------|--------------------------|---------------|--------------------------|----------------|--------------------------|-----|--------------------------|----------------|-----------------------|-----|--------------------------|---------------|--------------------------|-----------|
| Topic | How Data Is Transferred to the TDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <p>Are there ways, when transferring transfer data located in 16-bit bus space to the SCI's transmit data register (TDR, length 8 bits) as shown in figure 2.18, to:</p> <ol style="list-style-type: none"> 1. Transfer using software? 2. Use the DMAC?  <p style="text-align: center;">Figure 2.18 Transferring Data to the TDR</p> | | <table border="1"> <tr><th colspan="2">Classification—H8/300H</th></tr> <tr><td><input type="checkbox"/></td><td>Software</td></tr> <tr><td><input type="checkbox"/></td><td>Registers</td></tr> <tr><td><input type="checkbox"/></td><td>Bus controller</td></tr> <tr><td><input type="checkbox"/></td><td>Interrupts</td></tr> <tr><td><input type="checkbox"/></td><td>Resets</td></tr> <tr><td><input type="checkbox"/></td><td>Power-down mode</td></tr> <tr><td><input type="checkbox"/></td><td>Instructions</td></tr> <tr><td><input type="checkbox"/></td><td>Miscellaneous</td></tr> <tr><td><input type="checkbox"/></td><td>DMA controller</td></tr> <tr><td><input type="checkbox"/></td><td>ITU</td></tr> <tr><td><input type="checkbox"/></td><td>Watchdog timer</td></tr> <tr><td><input type="radio"/></td><td>SCI</td></tr> <tr><td><input type="checkbox"/></td><td>A/D converter</td></tr> <tr><td><input type="checkbox"/></td><td>I/O ports</td></tr> </table> | Classification—H8/300H | | <input type="checkbox"/> | Software | <input type="checkbox"/> | Registers | <input type="checkbox"/> | Bus controller | <input type="checkbox"/> | Interrupts | <input type="checkbox"/> | Resets | <input type="checkbox"/> | Power-down mode | <input type="checkbox"/> | Instructions | <input type="checkbox"/> | Miscellaneous | <input type="checkbox"/> | DMA controller | <input type="checkbox"/> | ITU | <input type="checkbox"/> | Watchdog timer | <input type="radio"/> | SCI | <input type="checkbox"/> | A/D converter | <input type="checkbox"/> | I/O ports |
| Classification—H8/300H | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Software | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Registers | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Resets | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Instructions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | ITU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="radio"/> | SCI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <ol style="list-style-type: none"> 1. 16-bit bus spaces can be accessed in byte units. Read transfer data on the DRAM <i>1 byte at a time</i> and transfer it to the SCI's TDR. To transfer data stored in the transfer buffer, do as shown in figure 2.19.  <p style="text-align: center;">Note: Start address of transfer buffer 10000 stored in ER0.</p> <p style="text-align: center;">Figure 2.19 Transfer Buffer</p> | | <table border="1"> <tr><th colspan="2">Related Manuals</th></tr> <tr><th colspan="2">Manual Title</th></tr> <tr><td colspan="2" style="height: 40px;"></td></tr> <tr><th colspan="2">Other Technical Documentation</th></tr> <tr><th colspan="2">Document Name</th></tr> <tr><td colspan="2" style="height: 40px;"></td></tr> <tr><th colspan="2">Related Microcomputer Technical Q&A</th></tr> <tr><th colspan="2">Title</th></tr> <tr><td colspan="2" style="height: 40px;"></td></tr> </table> | Related Manuals | | Manual Title | | | | Other Technical Documentation | | Document Name | | | | Related Microcomputer Technical Q&A | | Title | | | | | | | | | | | | | | | |
| Related Manuals | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Other Technical Documentation | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Related Microcomputer Technical Q&A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | | |
|----------------|------------------------|--------------------|---------------|
| Product | Common | Q&A No. | QA300H-131A-2 |
| Topic | Timing of Setting RDRF | | |
| Answer | | | |

2. The RDRF flag is set after the MSB data is received and synchronization clock rises. (See figure 2.22.)




Figure 2.22 8-Bit Data

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|--------------------|---|--------------------------|----------|--------------------------|-----------|--------------------------|----------------|--------------------------|------------|--------------------------|--------|--------------------------|-----------------|--------------------------|--------------|--------------------------|---------------|--------------------------|----------------|--------------------------|-----|--------------------------|----------------|-----------------------|-----|--------------------------|---------------|--------------------------|-----------|
| Product | Common | Q&A No. | QA300H-132A-1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Topic | Timing of Setting TDRE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <ol style="list-style-type: none"> When 8-bit data transmission ends, the TDRE (transmit data register empty) flag of the SSR (serial status register) is set to 1. At what point in the asynchronous mode is the TDRE set? When is it set in clock-synchronous mode? | | Classification—H8/300H <table border="1"> <tr><td><input type="checkbox"/></td><td>Software</td></tr> <tr><td><input type="checkbox"/></td><td>Registers</td></tr> <tr><td><input type="checkbox"/></td><td>Bus controller</td></tr> <tr><td><input type="checkbox"/></td><td>Interrupts</td></tr> <tr><td><input type="checkbox"/></td><td>Resets</td></tr> <tr><td><input type="checkbox"/></td><td>Power-down mode</td></tr> <tr><td><input type="checkbox"/></td><td>Instructions</td></tr> <tr><td><input type="checkbox"/></td><td>Miscellaneous</td></tr> <tr><td><input type="checkbox"/></td><td>DMA controller</td></tr> <tr><td><input type="checkbox"/></td><td>ITU</td></tr> <tr><td><input type="checkbox"/></td><td>Watchdog timer</td></tr> <tr><td><input type="radio"/></td><td>SCI</td></tr> <tr><td><input type="checkbox"/></td><td>A/D converter</td></tr> <tr><td><input type="checkbox"/></td><td>I/O ports</td></tr> </table> | <input type="checkbox"/> | Software | <input type="checkbox"/> | Registers | <input type="checkbox"/> | Bus controller | <input type="checkbox"/> | Interrupts | <input type="checkbox"/> | Resets | <input type="checkbox"/> | Power-down mode | <input type="checkbox"/> | Instructions | <input type="checkbox"/> | Miscellaneous | <input type="checkbox"/> | DMA controller | <input type="checkbox"/> | ITU | <input type="checkbox"/> | Watchdog timer | <input type="radio"/> | SCI | <input type="checkbox"/> | A/D converter | <input type="checkbox"/> | I/O ports |
| <input type="checkbox"/> | Software | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Registers | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Resets | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Instructions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | ITU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="radio"/> | SCI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <p>The TDRE flag is set at different times when there is transmission data in the TSR (transmit shift register) and when there is not.</p> <ol style="list-style-type: none"> Asynchronous mode. (See figure 2.23.) | | Related Manuals <table border="1"> <tr> <td>Manual Title</td> <td></td> </tr> </table> Other Technical Documentation <table border="1"> <tr> <td>Document Name</td> <td></td> </tr> </table> Related Microcomputer Technical Q&A <table border="1"> <tr> <td>Title</td> <td></td> </tr> </table> | Manual Title | | Document Name | | Title | | | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <p>Figure 2.23 Transmit data in TSR (Asynchronous mode)</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | | |
|----------------|------------------------|--------------------|---------------|
| Product | Common | Q&A No. | QA300H-132A-2 |
| Topic | Timing of Setting TDRE | | |
| Answer | | | |

The start of transmission according to the setting of the TE (transmit enable) bit also follows this timing. (See figure 2.24.)




Figure 2.24 No transmit data in TSR (Asynchronous mode)

2. Clock-synchronous mode (See figures 2.25 and 2.26.)




Figure 2.25 Transmit data in TSR (Clock-synchronous mode)




Figure 2.26 No transmit data in TSR (Clock-synchronous mode)

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-133 |
| Topic | SCI Reception Errors | | |
| Question | <p>By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | <p>The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-134 |
| Topic | Operating the SCI in External Clock Mode | | |
| Question | <p>When the SCI is operated in clock-synchronous external clock mode:</p> <ol style="list-style-type: none"> Does the SCI start the next transmit operation if, after the completion of 1 byte of data transmission, the external clock is applied to the SCK pin before the H8/300H CPU writes to the TDR (transmit data register)? What happens after reception? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input checked="" type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The results are as follows:</p> <ol style="list-style-type: none"> Transmission does not start. The next transmission will not start until the TDRE (transmit data register empty) of the SSR (serial status register) is cleared to 0. Reception starts, however, an overrun error will occur unless the RDRF (receive data register full) of the SSR is cleared before the next data is completely received. | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-135 |
| Topic | System Clocks and SCK Phases | | |
| Question | Is the SCK (serial transfer clock) output synchronous to system clock (ϕ) rise or fall? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | A/D converter | | |
| | I/O ports | | |
| Answer | The SCK signal is output synchronous to system clock (ϕ) fall. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-136 |
| Topic | Changing the A/D Mode and Channel During A/D Conversion | | |
| Question | <ol style="list-style-type: none"> How do I switch the A/D conversion mode during A/D conversion? How do I change the selected channel during A/D conversion? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> Switching the A/D conversion mode during A/D conversion will decrease conversion accuracy. We advise against it. Changing the selected channel during A/D conversion causes the same problem as switching the conversion mode. Again, we advise against it. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>Before switching the A/D conversion mode or changing the selected channel, check the ADF (A/D end flag) in the ADCSR (A/D control/status register).</p> | | |

| | | | |
|-------------------|--|--------------------|---|
| Product | Common | Q&A No. | QA300H-137 |
| Topic | Using General-Purpose Ports | | |
| Question | Can instructions that manipulate bits be used on I/O ports when a bit of the port is designated an output port? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>Yes. When a port set as an output port is read by the CPU, the contents of the port data register (DR) are read, regardless of the pin state. When an input port is read, the pin state is read. This means there are no problems in using instructions that manipulate bits. When there are pins in the port that have been designated input ports, however, the DR values of the input ports will become undefined (pin state). (See figure 2.27.)</p> | | Related Manuals |
| | | | Manual Title |
| | <pre> Output settings Input settings [-----] [-----] DDR contents 1 1 1 1 0 0 0 0 Pin status 1 1 0 0 1 1 0 0 DR contents 1 0 1 0 1 0 1 0 Read DR 1 0 1 0 1 1 0 0 [-----] [-----] Read DR Read pin values values DR contents after instruction BCLR #7, @DR is executed 0 0 1 0 1 1 0 0 [-----] [-----] Bit 7 set to 1 by CPU Changes with pin status </pre> | | Other Technical Documentation |
| | | | Document Name |
| | <p>Figure 2.27 Using General-Purpose Ports</p> | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | The BSET, BCLR, BNOT, BST and BIST instructions manipulate bits. | | |

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-138 |
| Topic | Processing Ports When Not in Use | | |
| Question | How should I process ports that are not in use? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="radio"/> I/O ports | | |
| Answer | <ol style="list-style-type: none"> 1. Clear the DDR (data direction register) of I/O ports to 0 to put them in input state and pull each pin up or down with a resistance of about 10 kΩ. 2. Handle input-only ports the same way. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Renesas 16-Bit Single-Chip Microcomputer
Application Note
Technical Q&A H8/300H Series

Publication Date: 1st Edition, March 1995

Rev.2.00, December 13, 2004

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department

Renesas Kodaira Semiconductor Co., Ltd.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001



Technical Q&A H8/300H Series Application Note



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ05B0521-0200