

## Introduction

This application note explains a sample program that makes initial settings of RZ/T1 operating modes.

The major features of the sample program for initial settings are listed below

- The program has boot modules for each operating mode of the device: 16-bit bus boot version, SPI boot version and RAM execution version, which only uses the internal RAM (TCM) and does not require a flash memory.
- This sample program consists of two sections, the loader program and user application program and makes initial settings of the RZ/T1 in sequence after booting.
- The loader program, after booting RZ/T1, initializes the clock generator circuit and bus state controller, and copies the user application program.
- The user application program sets up ports, ECM functions and interrupts, and flashes LEDs.

## Target Devices

RZ/T1 group

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation and testing of the modified program.

# Table of Contents

1.	Specifications .....	5
2.	Operating Environment .....	6
3.	Peripheral Functions .....	7
4.	Hardware .....	8
4.1	Hardware Configuration Examples .....	8
4.2	Pins .....	10
5.	Software .....	11
5.1	Operation Overview .....	11
5.1.1	Project Setting .....	12
5.1.2	Preparation .....	13
5.2	Memory Map .....	14
5.2.1	Section Assignment in Sample Program .....	15
5.2.2	MPU Settings .....	17
5.2.3	Exception Processing Vector Table .....	18
5.3	Interrupts .....	19
5.4	Fixed-Width Integer Types .....	19
5.5	Constants/Error Codes .....	20
5.6	Structures/Unions/Enumerated Types .....	22
5.7	Global Variables .....	23
5.8	Functions .....	24
5.9	Specifications of Functions .....	25
5.9.1	loader_init1 .....	25
5.9.2	loader_init2 .....	25
5.9.3	reset_check .....	25
5.9.4	cpg_init .....	26
5.9.5	bsc_init .....	26
5.9.6	copy_to_atcm .....	26
5.9.7	cache_init .....	27
5.9.8	set_low_vec .....	27
5.9.9	main .....	27
5.9.10	port_init .....	27
5.9.11	ecm_init .....	28
5.9.12	icu_init .....	28
5.9.13	atcm_waitset .....	28
5.9.14	cpg_pll_wait .....	29
5.9.15	R_ECM_Init .....	29
5.9.16	R_ICU_Enable .....	29
5.9.17	R_ICU_Disable .....	30
5.9.18	R_ICU_ExtPinInit .....	30
5.9.19	R_ICU_Regist .....	31

5.9.20	Userdef_SFLASH_Set_Mode.....	31
5.9.21	Userdef_SFLASH_Write_Enable .....	32
5.9.22	Userdef_SFLASH_Busy_Wait.....	32
5.9.23	sflash_exmode_init.....	32
5.9.24	sflash_exmode_setting.....	33
5.9.25	sflash_wait_tend.....	33
5.9.26	sflash_set_config.....	34
5.9.27	SPIBSC_Exread_Mode_Config.....	34
5.9.28	Userdef_SPIBSC_Set_Config .....	34
5.9.29	R_IRQ9_isr.....	35
5.9.30	R_IRQ16_isr.....	35
5.10	Flowchart.....	36
5.10.1	Loader Program 1 Processing.....	36
5.10.2	Loader Program 1 Processing.....	37
5.10.3	Main Processing.....	38
5.10.4	Reset Flag Detection Processing .....	39
5.10.5	Clock Setting Processing.....	41
5.10.6	Bus Setting Processing .....	42
5.10.7	Application Program Transfer Processing.....	45
5.10.8	Setting Processing for MPU and Cache .....	45
5.10.9	Low Vector Setting Processing.....	46
5.10.10	Port Setting Processing.....	46
5.10.11	ECM Setting Processing.....	46
5.10.12	ICU Setting Processing .....	47
5.10.13	ATCM Access Wait Setting Processing.....	48
5.10.14	PLL Stability Waiting (100us) Processing.....	49
5.10.15	ECM Initial Settings .....	50
5.10.16	Interrupt Enabling Setting Processing .....	51
5.10.17	Interrupt Disabling Setting Processing .....	52
5.10.18	External Interrupt Setting Processing.....	53
5.10.19	Interrupt Registration Setting Processing.....	54
5.10.20	Register Setting on Serial Flash Memory (User Defined) Processing.....	55
5.10.21	Enabling Serial Flash Memory Write (User Defined) Processing.....	55
5.10.22	Processing for Waiting for Ready of Serial Flash Memory (User Defined).....	55
5.10.23	SPIBSC External Address Mode Initial Settings.....	56
5.10.24	SPIBSC Initial Settings.....	56
5.10.25	SPIBSC Data Transfer Waiting Processing.....	57
5.10.26	SPIBSC External Address Mode Setting Processing.....	57
5.10.27	SPIBSC Configuration Processing .....	58
5.10.28	SPIBSC External Address Space Read Setting Processing (User Defined).....	59


5.10.29	IRQ9 Interrupt (IRQ Pin Interrupt 5) Processing.....	60
5.10.30	IRQ16 Interrupt (IRQ Pin Interrupt 12) Processing.....	61
6.	Sample Program .....	62
7.	Related Documents .....	63
	Appendix1.Supplementary Notes on Development Environments .....	64

# 1. Specifications

Table 1.1 lists the peripheral functions to be used and their applications and Figure 1.1 shows the operating environment.

**Table 1.1 Peripheral Functions and Applications**

Peripheral Function	Application
Clock generator (CPG)	Used as a CPU clock and low-speed on-chip oscillator
Interrupt controller (ICUA)	Used with external interrupt input pins (IRQ 5 and 12)
Bus state controller (BSC)	Used to attach NOR flash memory to CS0 and CS1 spaces and SDRAM to CS2 and CS3 spaces
SPI multi I/O bus controller (SPIBSC)	Used to attach serial flash memory to SPI multi I/O space
Error control module (ECM)	Used to initialize ERROROUT# pin and for extended pseudo error 35
Reset	Used to determine reset using reset status flag
General purpose I/O ports	Used to control pins to light LEDs on and off



**Figure 1.1 Operating Environment**

## 2. Operating Environment

The sample program covered in this application note is for the environment below.

**Table 2.1 Operating Environment**

Item	Description
Microcomputer	RZ/T1 Group
Operating frequency	CPUCLK = 450 MHz
Operating voltage	3.3 V
Integrated Development Environment	Embedded Workbench® for Arm, version 8.20.2 from IAR Systems DS-5™ 5.26.2 from Arm e2studio 6.1.0 from Renesas
Operating mode	SPI boot mode 16-bit bus boot mode
Board	RZ/T1 Evaluation Board (RTK7910022C00000BR)
Device (functions to be used on the board)	<ul style="list-style-type: none"> <li>• NOR flash memory (connected to CS0 and CS1 spaces) Manufacturer: Macronix International Co., Ltd. Model: MX29GL512FLT2I-10Q</li> <li>• SDRAM (connected to CS2 and CS3 spaces) Manufacturer: Integrated Silicon Solution Inc. Model: IS42S16320D-7TL</li> <li>• Serial flash memory Manufacturer: Macronix International Co., Ltd. Model: MX25L51245G</li> </ul>

### 3. Peripheral Functions

See the RZ/T1 Group User's Manual: Hardware for basic descriptions for operating mode, clock generator (CPG), interrupt controller (ICUA), bus state controller (BSC), SPI multi I/O bus controller (SPIBSC), error control module (ECM), reset and general purpose I/O ports.

## 4. Hardware

### 4.1 Hardware Configuration Examples

Figure 4.1 shows a hardware configuration example for 16-bit bus boot mode. Figure 4.2 shows a hardware configuration example for SPI boot mode.




Figure 4.1 Hardware configuration example for 16-bit bus boot mode






Figure 4.2 Hardware configuration example for SPI boot mode

## 4.2 Pins

Table 4.1 lists pins to be used and their functions.

**Table 4.1 Pins and Functions**

Pin Name	Input/Output	Function
A0 to A20	Output	Address signal output to NOR flash memory and SDRAM
D0 to D15	Input/Output	Data signal input and output to NOR flash memory and SDRAM
CS0#	Output	Device selection signal output to NOR flash memory attached to CS0 space
CS1#	Output	Device selection signal output to NOR flash memory attached to CS1 space
CS2#	Output	Device selection signal output to NOR flash memory attached to CS2 space
CS3#	Output	Device selection signal output to NOR flash memory attached to CS3 space
RAS#	Output	RAS# control signal output to SDRAM
CAS#	Output	CAS# control signal output to SDRAM
RD/WR#	Output	Read control signal or write control signal output to SDRAM
CKE	Output	Clock enabling control signal output to SDRAM
RD#	Output	Strobe signal output indicating reading
WE0#/DQMLL	Output	Write strobe signal output to D15 to D8
WE1#/DQMLU	Output	Write strobe signal output to D15 to D8
SPBSSL	Output	Slave select
SPBCLK	Output	Clock output
SPBMO/SPBIO0	Input/Output	Master output data / data 0
SPBBI/SPBIO1	Input/Output	Master input data / data 1
SPBIO2	Input/Output	Data 2
SPBIO3	Input/Output	Data 3
MD0	Input	Boot mode selection:
MD1	Input	MD0="L", MD1="L", MD2="L" (SPI boot mode)
MD2	Input	MD0="L", MD1="H", MD2="L" (16-bit bus boot mode)
IRQ5	Input	SW2 (IRQ pin interrupt)
IRQ12	Input	SW3 (IRQ pin interrupt)
PF7	Output	Lighting LED0 on and off
P56	Output	Lighting LED1 on and off
P77	Output	Lighting LED2 on and off
P53	Output	Lighting LED5 on and off

Note: The mark "#" indicates negative logic (or active low).

## 5. Software

This section explains the case of EWARM (from IAR systems) unless otherwise stated.

### 5.1 Operation Overview

After the reset is cancelled, the loader program for each operating mode (16-bit bus boot/SPI boot) stored on the external flash memory (NOR/Serial) is copied to the internal RAM (BTCM).


The loader program, after the boot processing, judges the device to have been reset, sets up the clock and bus, and copies the user application program stored in external flash memory (NOR/Serial) to the internal RAM (ATCM). Then, it sets the MPU and cache, switches the exception vector to the low vector state, and branches to the point where the user application program starts.

The user application program sets up ports, ECM function and external pin interrupts, and flashes LED0.

Pressing SW2 generates external pin interrupt 5 which lights up LED1 for about five seconds. Multiple interrupts can also be generated by pressing SW3 during this processing.

Pressing SW3 generates external pin interrupt 12 which switches LED5 on / off each time SW3 is pressed if LED1 is lit up at the time. When LED1 is switched off, pressing SW3 generates the ECM reset. After release from the reset state, judgment that the reset has occurred corresponds to detection of the ECM reset and LED2 lights up in response.

Figure 5.1 shows operation overview after boot process.



**Figure 5.1** Operation overview after boot process

### 5.1.1 Project Setting

The sample program for initial settings contains the following three types of projects.

- (1) RZ\_T1\_init\_boot
  - └ RZ\_T1\_init\_nor\_boot.eww: 16-bit bus boot version
  - └ RZ\_T1\_init\_serial\_boot.eww: SPI bus boot version
- (2) RZ\_T1\_init\_ram — RZ\_T1\_init.eww: RAM execution version
  - (1) The project downloads the loader program and user application program for each operating mode (16-bit bus boot/SPI boot) to the external flash (NOR/Serial) and starts booting following the sequence described in Section 5.1, Operation Overview.
  - (2) The project directly downloads the loader program and user application program to the internal RAM (BTCM or ATCM) from EWARM, and executes them on the RAM.

The following table lists project settings used on the EWARM development environment.

Settings for which default values are used and do not require changes when making a new project are not listed.

**Table 5.1 Project Settings of Sample Program (1 / 2)**

General Option		
Target	Core	Cortex-R4F
	Device	Renesas R7S910017
	Endian mode	Little
	FPU	VFPv3
C/C++ Compiler		
Optimization	Level	Low
	Enabled transformations	Do not specify
Preprocessor	Ignore standard include directories	Do not select
	Additional include directories	\$PROJ_DIR\$¥inc
	Pre-include	Blank
	Defined symbols	Blank
	Preprocessor output to file	Do not select
Linker		
Config	Linker configuration file	Override default: Select
		16-bit bus boot version: \$PROJ_DIR\$¥src¥common¥nor_boot¥RZ_T1_init_nor_boot.icf
		SPI boot version: \$PROJ_DIR\$¥src¥common¥serial_boot¥RZ_T1_init_serial_boot.icf
	RAM execution version: \$PROJ_DIR\$¥src¥common¥RZ_T1_init.icf	
	Configuration file symbol definition	Blank
Library	Automatic runtime library selection	Select
	Additional libraries	Blank
	Override default program entry	Select loader_init1 Entry symbol: loader_init1
Output	Output files	\$PROJ_FNAME\$.out
	Generate debug information	Select

**Table 5.1 Project Settings of Sample Program (2 / 2)**

Debugger *1		
Setup	Driver	I-jet/JTAGjet
	Setup macros *2	Use macro file: Select 16-bit bus boot version/SPI boot version: \$PROJ_DIR\$\RZT1_init_boot.mac  RAM execution version: \$PROJ_DIR\$\RZT1_init_RAM.mac
Download	Attach to program	Do not select
	Verify download	Select
	Suppress download	Do not select
	Use flash loader(s)	Select Override default board file: Select \$TOOLKIT_DIR\$\config\flashloader\Renesas\FlashRZT1.board

Note 1. This sample program is configured to use I-jet/JTAGjet as a default driver of the debugger. Modify the driver according to the debugger to be used.

Note 2. The macros are executed for initialization when connecting the debugger or flash loader.

RZT1\_init\_boot.mac: Initializes TMC and bus (BSC and SPIBSC) setting for each operating mode when starting debugging after download.

RZT1\_init\_RAM.mac: RAM execution version device downloads a program from EWARM directly to TCM instead of performing RZ/T1 boot process. Therefore this macro enables a non-maskable interrupt (FIQ) used for TCM initialization and boot process, and provides IRQ exception vector address with VIC.

See "Using C-SPY macros" in C-SPY Debugging Guide from IAR Systems for details about macros. See "Operating Modes" in RZ/T1 Group User's Manual: Hardware for details about RZ/T1 boot process.

## 5.1.2 Preparation

Settings for SW4 on the RZ/T1 evaluation board (RTK7910022C00000BR) depend on the project to be used. Table 5.2 lists the settings of SW4. See the RZ/T1 Evaluation Board RTK7910022C00000BR User's Manual about each setting of the switch. The document is listed in Section 7, Related Documents.

**Table 5.2 SW4 Settings**

Sample Program	SW4-1	SW4-2	SW4-3	SW4-4	SW4-5	SW4-6
16-bit bus boot mode version	ON	OFF	ON	ON	ON	OFF
SPI boot mode version	ON	ON	ON	ON	ON	OFF
RAM execution version	Either of the settings above					

For the usage procedures of sample programs in each of the available development environments, see Appendix 1. Supplementary Notes on Development Environments.

## 5.2 Memory Map

Figure 5.2 shows the address space of the RZ/T1 group and the memory map of the RZ/T1 Evaluation Board.

	RZ/T1 group address space	RZ/T1 Evaluation Board memory map
0000 0000h	ATCM (512KB)	ATCM (512KB)
0008 0000h	Reserved area	Reserved area
0080 0000h	BTCM (32KB)	BTCM (32KB)
0080 8000h	Reserved area	Reserved area
0400 0000h	Extended built-in SRAM(512KB)I * Compatible product only	Extended built-in SRAM(512KB)I * Compatible product only
0400 8000h	Reserved area	Reserved area
0800 0000h	Buffer RAM (128MB)	Buffer RAM (128MB)
1000 0000h	SPI multi I/O bus space (64MB)	Serial flash memory (64MB) <sup>1,2</sup>
1400 0000h	Reserved area	Reserved area
2000 0000h	Extended built-in SRAM(512KB)D * Compatible product only	Extended built-in SRAM(512KB)D
2008 0000h	Reserved area	Reserved area
2200 0000h	Extended built-in SRAM(512KB)D * Compatible product only	Extended built-in SRAM(512KB)D <sup>1</sup>
2208 0000h	Reserved area	Reserved area <sup>1</sup>
2400 0000h	Extended built-in SRAM(512KB)D * Compatible product only	Extended built-in SRAM(512KB)D <sup>1</sup>
2408 0000h	Reserved area	Reserved area <sup>1</sup>
3000 0000h	SPI multi I/O bus space (64MB)	Serial flash memory (64MB) <sup>1,2</sup>
3400 0000h	Reserved area	Reserved area <sup>1</sup>
4000 0000h	External address space (CS0) (64MB)	NOR flash memory 1 (64MB) <sup>1</sup>
4400 0000h	External address space (CS1) (64MB)	NOR flash memory 2 (64MB) <sup>1</sup>
4800 0000h	External address space (CS2) (64MB)	SDRAM1 (64MB) <sup>1</sup>
4C00 0000h	External address space (CS3) (64MB)	SDRAM2 (64MB) <sup>1</sup>
5000 0000h	External address space (CS4) (64MB)	Not used <sup>1</sup>
5400 0000h	External address space (CS5) (64MB)	
5800 0000h	Reserved area	Reserved area <sup>1</sup>
6000 0000h	External address space (CS0) (64MB)	NOR flash memory 1 (64MB)
6400 0000h	External address space (CS1) (64MB)	NOR flash memory 2 (64MB)
6800 0000h	External address space (CS2) (64MB)	SDRAM1 (64MB)
6C00 0000h	External address space (CS3) (64MB)	SDRAM2 (64MB)
7000 0000h	External address space (CS4) (64MB)	Not used
7400 0000h	External address space (CS5) (64MB)	
7800 0000h	Reserved area	Reserved area
A000 0000h	Peripheral I/O registers (1MB)	Peripheral I/O registers (1MB)
A010 0000h	Reserved area	Reserved area
E800 0000h	Debug area (64KB)	Debug area (64KB)
E801 0000h	Reserved area	Reserved area
FFFF 0000h	Reserved boot area (32KB)	Reserved boot area (32KB)
FFFF 8000h	Reserved area	Reserved area

Note 1. Mirror area.  
Note 2. Used only by SPI boot mode sample program.

Figure 5.2 Memory Map

## 5.2.1 Section Assignment in Sample Program

Table 5.3 lists the sections to be used in this sample program. Figure 5.3 shows the section assignment for 16-bit bus boot version example.

**Table 5.3 Sections to Be Used**

Area Name	Description	Type	Loading Area	Execution Area
VECTOR_WBLOCK	Reset and exception processing vector table	Code	—	ATCM
USER_PRG_WBLOCK	User application program area (for execution)	Code	—	ATCM
USER_DATA_WBLOCK	User application program variable area (for execution)	Data	—	ATCM
CSTACK	Stack area	Data	—	ATCM
SVC_STACK	Supervisor (SVC) mode stack area	Data	—	ATCM
IRQ_STACK	IRQ mode stack area	Data	—	ATCM
FIQ_STACK	FIQ mode stack area	Data	—	ATCM
UND_STACK	Undefined (UND) mode stack area	Data	—	ATCM
ABT_STACK	Abort (ABT) mode stack area	Data	—	ATCM
LDR_DATA_WBLOCK *3	Loader program variable area (for execution)	Data	—	BTCM
LDR_PRG_WBLOCK *3	Loader program area (for execution)	Code	—	BTCM
ldr_param	Loader parameters *1	Data	FLASH *2	—
LDR_PRG_RBLOCK *3	Loader program area (for storing)*1	Code	FLASH *2	—
LDR_DATA_RBLOCK *3	Loader program variable area (for storing) *1	Data	FLASH *2	—
VECTOR_RBLOCK	Reset and exception processing vector table area (for storing) *1	Code	FLASH *2	—
USER_PRG_RBLOCK	User application program area (for storing) *1	Code	FLASH *2	—
USER_DATA_RBLOCK	User application program variable area (for storing) *1	Data	FLASH *2	—

Note 1. The RAM execution version does not have this area.

Note 2. This is assigned to the NOR flash memory in the case of 16-bit bus boot version and to the serial flash memory in the case of SPI boot mode version.

Note 3. This sample program requires specification of functions (objects) used for the loader program in the loader program sections (LDR\_PRG\_XXX and LDR\_DATA\_XXX). To use an additional function in the loader program, specify the object in the linker configuration file (RZ\_T1\_init\_XXX.icf).

Example: When you add `r_func()` (`r_func.c`) used in the loader program, add them in the appropriate section as shown below.

```
define block LDR_PRG_RBLOCK with fixed order
{
  ro code object loader_init.o,
  ro code object loader_init2.o,
  ro code object r_atcm_init.o,
  ro code object r_cpg.o,
  ro code object r_ram_init.o,
  ro code object r_mpc.o,
  ro code object bus_init_nor_boot.o,
  ro code object r_reset.o,
  ro code object r_func.o           // Added line
}
```




Figure 5.3 Section Assignment (for 16-bit bus boot version)



## 5.2.2 MPU Settings

Table 5.4 lists the MPU settings.

**Table 5.4 MPU Settings**

Contents	Address	Size	Memory Type
Extended built-in SRAM I	0400 0000H to 0407 FFFFH	512 KB	Area 0 Normal, cache disabled, shared
SPI multi I/O bus space	1000 0000H to 13FF FFFFH	64 MB	Area 1 Normal, cache disabled, shared
Extended built-in SRAM D and I mirror space	2000 0000H to 2800 0000H	128 MB	Area 2 Normal, cache disabled, shared
SPI multi I/O bus space mirror	3000 0000H to 33FF FFFFH	64 MB	Area 3 Normal, cache disabled, shared
CS0 and CS1 space mirror	4000 0000H to 47FF FFFFH	128 MB	Area 4 Normal, cache disabled, shared
CS2 and CS3 space mirror	4800 0000H to 4FFF FFFFH	128 MB	Area 5 Normal, cache disabled, shared
CS4 and CS5 space mirror	5000 0000H to 5FFF FFFFH	128 MB	Area 6 Device, shared, instruction fetch disabled
CS0 and CS1 space (NOR flash memory)	6000 0000H to 67FF FFFFH	128 MB	Area 7 Normal, cache disabled, shared
CS2 and CS3 space (SDRAM)	6800 0000H to 6FFF FFFFH	128 MB	Area 8 Normal, cache disabled, shared
CS4 and CS5 space	7000 0000H to 77FF FFFFH	128 MB	Area 9 Device, shared, instruction fetch disabled
Peripheral I/O register Area for debug Dedicated area for boot	8000 0000H to FFFF FFFFH	2 GB	Area 10 Device, shared, instruction fetch disabled

### 5.2.3 Exception Processing Vector Table

RZ/T1 has 7 types of exception processing (reset, undefined instruction, software interrupt, prefetch abort, Data abort, IRQ and FIQ exceptions) that are allocated to the 32-byte area starting from address 0000 0000H (address 0000 0000H to 0000 001F). Specify a branch instruction to each exception processing in the exception processing vector table.

Table 5.5 lists the contents of exceptional processing vector table for this sample program. Modify the setting to suit your need.

**Table 5.5 Exception Processing Vector Table**

Exception	Handler Address	Remark
RESER exception	0000 0000h	Branches to itself (to avoid branching to an unknown address)
Undefined instruction exception	0000 0004h	Branches to itself (user definable)
Software interrupt exception	0000 0008h	Branches to itself (user definable)
Prefetch abort exception	0000 000Ch	Branches to itself (user definable)
Data abort exception	0000 0010h	Branches to itself (user definable)
Reserved	0000 0014h	Branches to itself (user definable)
IRQ exception	0000 0018h	Branches to itself (to avoid branching to an unknown address)
FIQ exception	0000 001Ch	Branches to itself (user definable)

Note: When the boot processing finishes, it is in high vector state where SCTL R V[13] = 1 (FFF 0000h). Use the loader program to write appropriate instructions in the low vectors (0000 0000h), and then move the state to low vector where V[13] = 0 (0000 0000h).

#### Interrupts


The RZ/T1 adopts the vector interrupt controller (VIC) to control interrupts for Cortex-R4F and accepts interrupts as follows:

FIQ interrupt: Always accepted as non-maskable interrupts from the NMI pin or ECM.

IRQ interrupt: Accepted as interrupts from external pins or on-chip peripheral modules except non-maskable interrupts.

Specifying the interrupt address storage register (VADn where n is the interrupt vector number) in advance enables fast exception processing because processing directly branches to the specified address when an IRQ interrupt is accepted.

Example: When specifying irq\_func9() for IRQ9 interrupt service routine



See the "Interrupt Controller" section in the RZ/T1 Group User's Manual: Hardware for details.

### 5.3 Interrupts

Table 5.6 lists interrupts used in the sample program.

**Table 5.6 Interrupts Used in the Sample Program**

Interrupt (Source ID)	Priority	Process Outline
IRQ pin interrupt 5 (IRQ9)	15	Pressing SW2 lights LED1 up for about five seconds. Multiple interrupts are possible.
IRQ pin interrupt 12 (IRQ16)	10	Processing in response to pressing SW3 depends on the state of LED1. When LED1 is lit up, LED5 is switched on / off each time SW3 is pressed. When LED1 is not lit up, pressing SW3 generates the ECM reset by producing an extended pseudo error. After release from the reset state, LED2 is lit up in response to judgment of the reset.

### 5.4 Fixed-Width Integer Types

Table 5.7 lists fixed-width integers used in the sample program.

**Table 5.7 Fixed-width Integers Used in the Sample Program**

Symbol	Description
int8_t	8-bit signed integer (defined in the standard library)
int16_t	16-bit signed integer (defined in the standard library)
int32_t	32-bit signed integer (defined in the standard library)
int64_t	64-bit signed integer (defined in the standard library)
uint8_t	8-bit unsigned integer (defined in the standard library)
uint16_t	16-bit unsigned integer (defined in the standard library)
uint32_t	32-bit unsigned integer (defined in the standard library)
uint64_t	64-bit unsigned integer (defined in the standard library)

## 5.5 Constants/Error Codes

Table 5.8 lists constants to be used in the sample program.

**Table 5.8 Constants to be Used in the Sample Program (1 / 2)**

Constant Name	Setting Value	Description
ATCM_WAIT_1_OPT	(0)	ATCM wait control: 1-wait with optimization
ATCM_WAIT_1	(1)	ATCM wait control: 1-wait without optimization
ATCM_WAIT_0	(2)	ATCM wait control: 0-wait
CPG_CPUCLK_150_MHz	(0)	CPU clock frequency: 150 MHz
CPG_CPUCLK_300_MHz	(1)	CPU clock frequency: 300 MHz
CPG_CPUCLK_450_MHz	(2)	CPU clock frequency: 450 MHz
CPG_CPUCLK_600_MHz	(3)	CPU clock frequency: 600 MHz
CPG_PLL1_OFF	(0)	CPG PLL1 operation control: Stop
CPG_PLL1_ON	(1)	CPG PLL1 operation control: Run
CPG_SELECT_PLL0	(0)	System clock source selection: PLL0
CPG_SELECT_PLL1	(1)	System clock source selection: PLL1
CPG_CKIO_75_MHz	(0)	External bus clock selection: 75 MHz
CPG_CKIO_50_MHz	(1)	External bus clock selection: 50 MHz
CPG_CKIO_37.5_MHz	(2)	External bus clock selection: 37.5 MHz
CPG_CKIO_30_MHz	(3)	External bus clock selection: 30 MHz
CPG_CKIO_25_MHz	(4)	External bus clock selection: 25 MHz
CPG_CKIO_21.43_MHz	(5)	External bus clock selection: 21.43 MHz
CPG_CKIO_18.75_MHz	(6)	External bus clock selection: 18.75 MHz
CPG_LOCO_ENABLE	(0x00000000)	Low-speed on-chip oscillator control: Run
CPG_LOCO_DISABLE	(0x00000001)	Low-speed on-chip oscillator control: Stop
ECM_COMMAND_KEY	(0x000000A5)	ECM Write protected register release key
ICU_EXT_PIN_0 to ICU_EXT_PIN_15	(0) to (15)	IRQ pin interrupt number: 0 to 15
ICU_DETECT_LOW	(0x00)	IRQ detection sense selection: Low level
ICU_DETECT_FALL	(0x04)	IRQ detection sense selection: Falling edge
ICU_DETECT_RISE	(0x08)	IRQ detection sense selection: Rising edge
ICU_DETECT_RISE_FALL	(0x0C)	IRQ detection sense selection: Both edges
ICU_DNF_DIVISION_1	(0)	IRQ digital noise filter setting: Used for the sampling clock PCLKB
ICU_DNF_DIVISION_8	(1)	IRQ digital noise filter setting: Used for the sampling clock PCLKB / 8
ICU_DNF_DIVISION_32	(2)	IRQ digital noise filter setting: Used for the sampling clock PCLKB / 32
ICU_DNF_DIVISION_64	(3)	IRQ digital noise filter setting: Used for the sampling clock PCLKB / 64
ICU_DNF_NO_USE	(4)	IRQ digital noise filter setting: Digital noise filter disabled
ICU_VEC_NUM_1 to ICU_VEC_NUM_300	(0) to (300)	Interrupt vector number: 0 to 300
ICU_TYPE_LEVEL	(0)	Interrupt input detection type: Level detection
ICU_TYPE_EDGE	(1)	Interrupt input detection type: Edge detection
ICU_PRIORITY_0 to ICU_PRIORITY_15	(0) to (15)	Interrupt priority level: 0 to 15
ICU_IEC_MASK_SET	(1)	Interrupt request clear: Interrupt mask (disabled) state. Clears the corresponding bit in the IEN register
ICU_PIC_EDGE_CLEAR	(1)	Edge detection clear: Clears edge detection

**Table 5.8 Constants to be Used in the Sample Program (2 / 2)**

Constant Name	Setting Value	Description
MPC_IRQ_DISABLE	(0)	Interrupt input function selection: Do not use as IRQ input pin
MPC_IRQ_ENABLE	(1)	Interrupt input function selection: Used as IRQ input pin
PORT_DIRECTION_HIZ	(0)	PORT direction control: Non-use (Hi-z input protection)
PORT_DIRECTION_INPUT	(2)	PORT direction control: Input (works as an input port)
PORT_DIRECTION_OUTPUT	(3)	PORT direction control: Output (works as an output port, port read enabled)
PORT_OUTPUT_LOW	(0)	PORT output data: Low output
PORT_OUTPUT_HIGH	(1)	PORT output data: High output
PORT_MODE_GENERAL	(0)	PORT pin mode control: Used as a general input/output port
PORT_MODE_PERIPHERAL	(1)	PORT pin mode control: Works as peripheral function
PORT_PULL_UPDOWN_DISABLE	(0)	PORT input pull-up/pull-down resistor control: Input pull-up resistor/pull-down resistor disabled
PORT_PULL_DOWN	(1)	PORT input pull-up/pull-down resistor control: Input pull-down resistor enabled
PORT_PULL_UP	(2)	PORT input pull-up/pull-down resistor control: Input pull-up resistor enabled
PORT_P10_NORMAL_DRIVE	(0)	P10 driving ability control: Normal output
PORT_P10_HIGH_DRIVE	(1)	P10 driving ability control: High-drive output
RST_SOURCE_RES	(0x00000002)	RES# pin reset detect flag: RES# pin reset not detected
RST_SOURCE_ECM	(0x00000004)	ECM reset detect flag: Detects ECM reset
RST_SOURCE_SWR1	(0x00000008)	Software reset detect flag: Software reset detected

## 5.6 Structures/Unions/Enumerated Types

Figure 5.4 and Figure 5.5 list Structures/Unions/Enumerated Types to be used in the Sample Program.

```
typedef enum
{
    ECM_MASTER,
    ECM_CHECKER,
    ECM_COMMON,
    ECM_TYPE_MAX
} ecm_reg_type_t;

typedef struct
{
    uint32_t cdb;
    uint32_t ocdb;
    uint32_t adb;
    uint32_t opdb;
    uint32_t spidb;
    uint32_t cde;
    uint32_t ocde;
    uint32_t ade;
    uint32_t opde;
    uint32_t spide;
    uint32_t sslkp;
    uint32_t spire;
    uint32_t spiwe;

    uint32_t dme; /* Dummy cycle enable at the time of a SPI mode */
    uint32_t addre; /* Address DDR enable */
    uint32_t opdre; /* Option data DDRENABLE */
    uint32_t spidre; /* Transmission data DDR enable */

    uint32_t dmdb; /* The dummy cycle bit width of the time of a SPI mode */
    uint32_t dmcyc; /* The number of dummy cycles of the time of a SPI mode */

    uint32_t cmd;
    uint32_t ocmd;
    uint32_t addr;
    uint32_t opd[4];
    uint32_t smrdr;
    uint32_t smwdr;
} st_spibsc_spimd_reg_t;
```

**Figure 5.4** Structures/Unions/Enumerated Types to be Used in the Sample Program

```

typedef struct
{
    uint32_t udef_cmd;
    uint32_t udef_cmd_width;
    uint32_t udef_opd3;
    uint32_t udef_opd2;
    uint32_t udef_opd1;
    uint32_t udef_opd0;
    uint32_t udef_opd_enable;
    uint32_t udef_opd_width;
    uint32_t udef_dmycyc_num;
    uint32_t udef_dmycyc_enable;
    uint32_t udef_dmycyc_width;
    uint32_t udef_data_width;
    uint32_t udef_spbr;
    uint32_t udef_brdv;
    uint32_t udef_addr_width;
    uint32_t udef_addr_mode;
} st_spibsc_cfg_t;

```

**Figure 5.5 Structures/Unions/Enumerated Types Used to be used in the Sample Program**

## 5.7 Global Variables

Table 5.9 lists global variables.

**Table 5.9 Global variables**

Type	Variable Name	Description	Function
static uint32_t *	g_pcmd_reg_adrr[]	ECM master/checker protection command register	R_ECM_Write_Reg8 R_ECM_Write_Reg32

## 5.8 Functions

Table 5.10 lists functions.

**Table 5.10 Functions**

Function Name	Page Number
loader_init1	25
loader_init2	25
reset_check	25
cpg_init	26
bsc_init	26
copy_to_atcm	26
cache_init	27
set_low_vec	27
main	27
ecm_init	28
icu_init	28
atcm_waitset	28
cpg_pll_wait	29
R_ECM_Init	29
R_ICU_Enable	29
R_ICU_Disable	30
R_ICU_ExtPinInit	30
R_ICU_Regist	31
Userdef_SFLASH_Set_Mode	31
Userdef_SFLASH_Write_Enable	32
Userdef_SFLASH_Busy_Wait	32
sflash_exmode_init	32
sflash_exmode_setting	33
sflash_wait_tend	33
sflash_set_config	34
SPIBSC_Exread_Mode_Config	34
R_IRQ9_isr	35
R_IRQ16_isr	35



## 5.9 Specifications of Functions

Specifications of the functions used in the sample program are as follows:

### 5.9.1 loader\_init1

---

#### loader\_init1

---

Synopsis	Loader program 1
Declaration	loader_init1
Description	Initializes stacks, VFP (FPU) and loader program variables with initial values, and branches to the loader_init2 function.
Arguments	None
Return values	None
Remarks	None

### 5.9.2 loader\_init2

---

#### loader\_init2

---

Synopsis	Loader program 2
Declaration	loader_init2
Description	Make initial settings of the CPU, clock and bus, transfers the application program to ATCM and branches to the main process.
Arguments	None
Return values	None
Remarks	None

### 5.9.3 reset\_check

---

#### reset\_check

---

Synopsis	Reset flag detection processing
Declaration	void reset_check(void)
Description	Checks a reset cause and performs each sequence. Sets output of P77 pin to "H" (to light on LED2) when ECM reset occurs and the error cause number is 35.
Arguments	None
Return values	None
Remarks	None

### 5.9.4 cpg\_init

---

#### cpg\_init

---

Synopsis	Clock setting processing
Declaration	void cpg_init(void)
Description	Uses PLL1 to set the CPU clock to 450 MHz. Runs the low-speed on-chip oscillator.
Arguments	None
Return values	None
Remarks	None

### 5.9.5 bsc\_init

---

#### bsc\_init

---

Synopsis	Bus setting processing
Declaration	void bus_init (void)
Description	Makes settings for connection to the external memory (NOR flash memory, serial flash memory or SDRAM).
Arguments	None
Return values	None
Remarks	Serial flash memory can be set only on the SPI boot version. This process is not performed on the RAM execution version.

### 5.9.6 copy\_to\_atcm

---

#### copy\_to\_atcm

---

Synopsis	Copy processing of the user application program
Declaration	void copy_to_atcm(void)
Description	Copies the user application program from the external flash memory (NOR/Serial) to the internal RAM (ATCM) in 4-byte unit. Also copies exception vectors and user application variables with initial values.
Arguments	None
Return values	None
Remarks	This process is not performed on the RAM execution version.

### 5.9.7 cache\_init

---

#### cache\_init

---

Synopsis	Setting processing for MPU and cache
Declaration	void cache_init(void)
Description	Disables all entries of I1 and D1 caches and sets MPU undefined areas to the default memory map. After specifying each area mentioned in Table 5.4 MPU Settings, enables MPU and selects enabling of I1 and D1 caches enabled.
Arguments	None
Return values	None
Remarks	None

### 5.9.8 set\_low\_vec

---

#### set\_low\_vec

---

Synopsis	Low vector setting processing
Declaration	void set_low_vec (void)
Description	Switches the exception vector table from high vector to low vector.
Arguments	None
Return values	None
Remarks	None

### 5.9.9 main

---

#### main

---

Synopsis	Main processing
Declaration	int main (void)
Description	This is the user application program.
Arguments	None
Return values	None
Remarks	None

### 5.9.10 port\_init

---

#### port\_init

---

Synopsis	Port setting processing
Declaration	void port_init(void)
Description	Configures the PF7, P56, and P53 ports for low output.
Arguments	None
Return values	None
Remarks	None

---

### 5.9.11 ecm\_init

---

#### ecm\_init

---

Synopsis	ECM initialization processing
Declaration	void ecm_init(void)
Description	Initializes the ECM function
Arguments	None
Return values	None
Remarks	None

---

### 5.9.12 icu\_init

---

#### icu\_init

---

Synopsis	Interrupt setting processing
Declaration	void icu_init(void)
Description	Configures PN5 (IRQ5) and P44 (IRQ12) ports as external interrupt input pins and enables interrupts.
Arguments	None
Return values	None
Remarks	None

---

### 5.9.13 atcm\_waitset

---

#### atcm\_waitset

---

Synopsis	ATCM access wait setting processing
Header	r_atcm_init.h
Declaration	void atcm_waitset(uint32_t atcm_wait)
Description	Sets a wait for access to the ATCM.
Arguments	uint32_t atcm_wait
Return values	None
Remarks	Call this setting function from a program assigned to a memory area outside ATCM to avoid fetch access from the CPU.

### 5.9.14 cpg\_pll\_wait

---

#### cpg\_pll\_wait

---

Synopsis	PLL stability waiting (100us) processing
Header	r_cpg.h
Declaration	void cpg_pll_wait(void)
Description	Uses CMT0 to wait 100us while PLL1 oscillation becomes stable.
Arguments	None
Return values	None
Remarks	Note that CMT0 is initialized or stopped in this function. Be careful when you use CMT0.

### 5.9.15 R\_ECM\_Init

---

#### R\_ECM\_Init

---

Synopsis	ECM function initialization processing
Header	r_ecm.h
Declaration	void R_ECM_Init(void)
Description	Clears all error causes and sets the ERROROUT# pin output inactive (High).
Arguments	None
Return values	None
Remarks	Note that CMT0 is initialized or stopped in this function. Be careful when you use CMT0.

### 5.9.16 R\_ICU\_Enable

---

#### R\_ICU\_Enable

---

Synopsis	Interrupt enabling setting
Header	r_icu_init.h
Declaration	void R_ICU_Enable(uint32_t vec_num)
Description	Calculates the value of the interrupt enable register from an interrupt vector number as the argument and enables an interrupt corresponding to the vector number.
Arguments	uint32_t vec_num                      Specify an interrupt vector number. Setting range: 1 to 300
Return values	None
Remarks	None

### 5.9.17 R\_ICU\_Disable

---

#### R\_ICU\_Disable

---

Synopsis	Interrupt disabling setting	
Header	r_icu_init.h	
Declaration	void R_ICU_Disable(uint32_t vec_num)	
Description	Calculates the value of the interrupt enable clear register from an interrupt vector number as the argument and disables an interrupt corresponding to the vector number.	
Arguments	uint32_t vec_num	Specify an interrupt vector number. Setting range: 1 to 300
Return values	None	
Remarks	None	

### 5.9.18 R\_ICU\_ExtPinInit

---

#### R\_ICU\_ExtPinInit

---

Synopsis	External interrupt setting processing	
Header	r_icu_init.h	
Declaration	void R_ICU_ExtPinInit(uint16_t pin_num, uint8_t detect, uint32_t dnf_set)	
Description	Configures an external interrupt pin according to the setting passed as an argument.	
Arguments	uint16_t pin_num	Specify a pin number for setting external interrupt. Setting range: 0 to 15
	uint8_t detect	Specify a detection method. Low level, falling edge, rising edge and both edges
	uint32_t dnf_set	Enable or disable digital noise filtering. If it is enabled, the number of sampling clock cycles is specified.
Return values	None	
Remarks	None	

## 5.9.19 R\_ICU\_Regist

### R\_ICU\_Regist

Synopsis	Registration to interrupt controller	
Header	r_icu_init.h	
Declaration	void R_ICU_Regist(uint32_t vec_num, uint32_t type, uint32_t priority, uint32_t isr_addr)	
Description	Configures the interrupt controller according to the setting passed as an argument.	
Arguments	uint32_t vec_num	Specify an interrupt vector number. Setting range: 1 to 300
	uint32_t type	Interrupt detection type
	uint32_t priority	Specify an interrupt priority level. Specify a vector number 1 to 255 for interrupt priority level 0 to 15 and 256 to 300 for interrupt priority level 16 to 31.
	uint32_t isr_addr	Specify a starting address of interrupt service routine.
Return values	None	
Remarks	None	

## 5.9.20 Userdef\_SFLASH\_Set\_Mode

### Userdef\_SFLASH\_Set\_Mode

Synopsis	Setting registers in serial flash memory (user defined)	
Declaration	int32_t Userdef_SFLASH_Set_Mode(uint32_t data_width, uint32_t addr_mode)	
Description	Implement a process to set up a required register of a serial flash memory according to the serial flash memory used in this function when you use SPIBSC in external address space read mode.	
Arguments	uint32_t data_width	Data read bit size Data read bit size of serial flash memory for converting a read access to the SPI multi I/O bus space into SPI communication. SPIBSC_1BIT: 1-bit size SPIBSC_4BIT: 4-bit size
	uint32_t addr_mode	Address mode setting Specifies an address to output a read access to serial flash memory when converting into the SPI multi I/O bus space. SPIBSC_OUTPUT_ADDR_24: 24-bit address output SPIBSC_OUTPUT_ADDR_32: 32-bit address output
Return values	0: Success -1: Failure	
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.	

### 5.9.21 Userdef\_SFLASH\_Write\_Enable

---

#### Userdef\_SFLASH\_Write\_Enable

---

Synopsis	Setting for enabling serial flash memory write (user defined)
Declaration	int32_t Userdef_SFLASH_Write_Enable(void)
Description	Implement a process to set up and write enable a required register of a serial flash memory according to the serial flash memory used in this function.
Arguments	None
Return values	0: Success -1: Failure
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.

### 5.9.22 Userdef\_SFLASH\_Busy\_Wait

---

#### Userdef\_SFLASH\_Busy\_Wait

---

Synopsis	Wait processing for serial flash memory to become ready (user defined)
Declaration	int32_t Userdef_SFLASH_Busy_Wait(uint32_t data_width)
Description	Implement a process to read a register of a serial flash memory according to the serial flash memory used in this function and make the serial flash memory transit to ready state.
Arguments	uint32_t data_width      Data read bit size Data read bit size of serial flash memory for converting a read access to the SPI multi I/O bus space into SPI communication. SPIBSC_1BIT: 1-bit size SPIBSC_4BIT: 4-bit size
Return values	None
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.

### 5.9.23 sflash\_exmode\_init

---

#### sflash\_exmode\_init

---

Synopsis	SPIBSC external address mode initial settings
Header	r_spibsc_ioaset_api.h
Declaration	int32_t sflash_exmode_init(st_spibsc_cfg_t *spibscfg)
Description	Makes necessary initial settings to use SPIBSC in external address space read mode. After the initial settings, set it to external address space read mode.
Arguments	st_spibsc_cfg_t *spibscfg      Setting for SPIBSC external address space read
Return values	0: Normal termination -1: Error
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.



## 5.9.24 sflash\_exmode\_setting

---

### sflash\_exmode\_setting

---

Synopsis	SPIBSC initial settings	
Header	r_spibsc_ioset_api.h	
Declaration	int32_t sflash_exmode_setting(st_spibsc_cfg_t *spibscfg)	
Description	Configures SPIBSC for controlling serial flash memory and to use SPIBSC in external address space read mode. Also performs register settings on serial flash memory according to initial settings. After the initial settings, sets it to external address space read mode. Executes the SPIBSC external address mode initial setting function (sflash_exmode_init) in this function.	
Arguments	st_spibsc_cfg_t *spibscfg	Setting for SPIBSC external address space read
Return values	0: Normal termination -1: Error	
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.	

## 5.9.25 sflash\_wait\_tend

---

### sflash\_wait\_tend

---

Synopsis	SPIBSC data transfer waiting processing	
Header	r_spibsc_ioset_api.h	
Declaration	void sflash_wait_tend(void)	
Description	Waits for data transfer from SPIBSC to finish	
Arguments	None	
Return values	None	
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.	

## 5.9.26 sflash\_set\_config

---

### sflash\_set\_config

---

Synopsis	SPIBSC external address mode setting processing
Header	r_spibsc_ioaset_api.h
Declaration	int32_t sflash_set_config(st_spibsc_cfg_t *spibsccfg)
Description	Determines settings to use SPIBSC in external address space read mode according to a serial flash memory to be used. Executes a user defined function (SPIBSC external address space read setting function: Userdef_SPIBSC_Set_Config) in this function.
Arguments	st_spibsc_cfg_t *spibsccfg SPIBSC external address space read setting
Return values	0: Normal termination -1: Error
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.

## 5.9.27 SPIBSC\_Exread\_Mode\_Config

---

### SPIBSC\_Exread\_Mode\_Config

---

Synopsis	SPIBSC configuration processing
Declaration	static int32_t SPIBSC_Exread_Mode_Config(st_spibsc_cfg_t *spibsccfg)
Description	Checks ranges of each data passed with argument
Arguments	st_spibsc_cfg_t *spibsccfg SPIBSC external address space read setting
Return values	0: Success -1: Failure
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.

## 5.9.28 Userdef\_SPIBSC\_Set\_Config

---

### Userdef\_SPIBSC\_Set\_Config

---

Synopsis	SPIBSC external address space read setting processing (user defined)
Declaration	void Userdef_SPIBSC_Set_Config(st_spibsc_cfg_t *spibsccfg)
Description	Determines settings of SPIBSC external address space read mode according to a serial flash memory to be used. Use this function for make necessary initial settings to use SPIBSC in external address space read mode in an area specified with argument spibsccfg.
Arguments	st_spibsc_cfg_t *spibsccfg SPIBSC external address space read setting
Return values	0: Normal termination -1: Error
Remarks	This function is not executed in 16-bit bus boot mode version and RAM execution version.

---

### 5.9.29 R\_IRQ9\_isr

---

#### R\_IRQ9\_isr

---

Synopsis	IRQ9 interrupt (IRQ pin interrupt 5) processing
Declaration	void R_IRQ9_isr(void)
Description	LED1 is switched on for about five seconds. Multiple interrupts are possible.
Arguments	None
Return values	None
Remarks	None

---

### 5.9.30 R\_IRQ16\_isr

---

#### R\_IRQ16\_isr


---

Synopsis	IRQ16 interrupt (IRQ pin interrupt 12) processing
Declaration	void R_IRQ16_isr(void)
Description	The output state of LED5 is inverted if LED1 is currently lit up. Extended pseudo error 35 is produced and an ECM reset is generated by that if LED1 is not currently lit up.
Arguments	None
Return values	None
Remarks	The ECM reset is not generated and LED2 is lit up in the RAM execution version.

## 5.10 Flowchart

### 5.10.1 Loader Program 1 Processing

Figure 5.6 shows the loader program 1 flow chart.



**Figure 5.6 Loader Program 1 Processing**

## 5.10.2 Loader Program 1 Processing

Figure 5.7 shows the loader program 2 flowchart.





Figure 5.7 Loader Program 2 Processing

### 5.10.3 Main Processing

Figure 5.8 shows the main processing flowchart.



**Figure 5.8 Main Processing**

### 5.10.4 Reset Flag Detection Processing

Figure 5.9 and Figure 5.10 show the flowchart of reset flag detection processing.




Figure 5.9 Reset Flag Detection Processing




Figure 5.10 Reset Flag Detection Processing



## 5.10.5 Clock Setting Processing

Figure 5.11 shows the clock setting processing flowchart.





Figure 5.11 Clock Setting Processing

## 5.10.6 Bus Setting Processing

Figure 5.12 to Figure 5.14 show the buss setting processing flowchart.



**Figure 5.12 Bus Setting Processing (1)**




Figure 5.13 Bus Setting Processing (2)





Figure 5.14 Bus Setting Processing (3)

### 5.10.7 Application Program Transfer Processing


Figure 5.15 shows the flowchart of application program transfer processing.



**Figure 5.15 Application Program Transfer Processing**

### 5.10.8 Setting Processing for MPU and Cache

Figure 5.16 shows the flowchart of setting processing for MPU and cache.



**Figure 5.16 Setting Processing for MPU and Cache**

### 5.10.9 Low Vector Setting Processing

Figure 5.17 shows the low vector setting processing flowchart.




Figure 5.17 Low Vector Setting Processing

### 5.10.10 Port Setting Processing

Figure 5.18 shows the port setting processing flowchart.




Figure 5.18 Port Setting Processing

### 5.10.11 ECM Setting Processing

Figure 5.19 shows the ECM setting processing flowchart.




Figure 5.19 ECM Setting Processing

### 5.10.12 ICU Setting Processing

Figure 5.20 shows the ICU setting processing flowchart.





Figure 5.20 ICU Setting Processing

### 5.10.13 ATCM Access Wait Setting Processing

Figure 5.21 shows the ATCM access wait setting processing.



**Figure 5.21 ATCM Access Wait Setting Processing**



### 5.10.14 PLL Stability Waiting (100us) Processing

Figure 5.22 shows the flowchart of PLL stability waiting (100us) processing.




Figure 5.22 PLL Stability Waiting (100us) Processing

### 5.10.15 ECM Initial Settings

Figure 5.23 shows the ECM initial setting flowchart.





Figure 5.23 ECM Initial Settings

### 5.10.16 Interrupt Enabling Setting Processing

Figure 5.24 shows the interrupt enabling setting processing flowchart.



**Figure 5.24** Interrupt Enabling Setting Processing

### 5.10.17 Interrupt Disabling Setting Processing

Figure 5.25 shows the interrupt disabling setting processing flowchart.




Figure 5.25 Interrupt Disabling Setting Processing

### 5.10.18 External Interrupt Setting Processing

Figure 5.26 shows the flowchart of external interrupt setting processing.




Figure 5.26 External Interrupt Setting Processing

### 5.10.19 Interrupt Registration Setting Processing

Figure 5.27 shows the flowchart of interrupt registration setting processing.





Figure 5.27 Interrupt Registration Setting Processing

### 5.10.20 Register Setting on Serial Flash Memory (User Defined) Processing


Figure 5.28 shows the flowchart of register setting on serial flash memory (user defined) processing.



**Figure 5.28 Register Setting on Serial Flash Memory (User Defined) Processing**

### 5.10.21 Enabling Serial Flash Memory Write (User Defined) Processing


Figure 5.29 shows the flowchart of enabling serial flash memory write (user defined) processing.



**Figure 5.29 Enabling Serial Flash Memory Write (User Defined) Processing**

### 5.10.22 Processing for Waiting for Ready of Serial Flash Memory (User Defined)


Figure 5.30 shows processing for waiting for ready of serial flash memory (user defined)



**Figure 5.30 Processing for Waiting for Ready of Serial Flash Memory (User Defined)**

### 5.10.23 SPIBSC External Address Mode Initial Settings


Figure 5.31 shows the flowchart of SPIBSC external address mode initial settings.



**Figure 5.31 SPIBSC External Address Mode Initial Settings**

### 5.10.24 SPIBSC Initial Settings

Figure 5.32 shows the SPIBSC initial setting flowchart.




**Figure 5.32 SPIBSC Initial Settings**



### 5.10.25 SPIBSC Data Transfer Waiting Processing


Figure 5.33 shows the SPIBSC data transfer waiting processing flowchart.



**Figure 5.33 SPIBSC Data Transfer Waiting Processing**

### 5.10.26 SPIBSC External Address Mode Setting Processing

Figure 5.34 shows the SPIBSC external address mode setting processing flowchart.



**Figure 5.34 SPIBSC External Address Mode Setting Processing**

### 5.10.27 SPIBSC Configuration Processing

Figure 5.35 shows the SPIBSC configuration processing flowchart.




Figure 5.35 SPIBSC Configuration Processing

## 5.10.28 SPIBSC External Address Space Read Setting Processing (User Defined)

Figure 5.36 shows the flowchart of SPIBSC external address space read setting processing (user defined).




Figure 5.36 SPIBSC External Address Space Read Setting Processing (User Defined)

### 5.10.29 IRQ9 Interrupt (IRQ Pin Interrupt 5) Processing

Figure 5.37 shows the IRQ9 interrupt (IRQ pin interrupt 5) processing flowchart.




Figure 5.37 IRQ9 Interrupt (IRQ Pin Interrupt 5) Processing

### 5.10.30 IRQ16 Interrupt (IRQ Pin Interrupt 12) Processing

Figure 5.38 shows the IRQ16 interrupt (IRQ pin interrupt 12) processing flowchart.




Figure 5.38 IRQ16 Interrupt (IRQ Pin Interrupt 12) Processing

## 6. Sample Program

Download the sample program from the Renesas Electronics website.

## 7. Related Documents

- User's Manual: Hardware  
RZ/T1 Group User's Manual: Hardware  
Download the latest version from the Renesas Electronics website.  
  
RZ/T1 Evaluation Board RTK7910022C00000BR User's Manual  
Download the latest version from the Renesas Electronics website.
- Technical Update/Technical News  
Download the latest version from the Renesas Electronics website.
- User's Manual: Development Environment  
The latest version for the IAR integrated development environment (IAR Embedded Workbench® for Arm) is available from the IAR Systems website.  
The latest version for the Arm integrated development environment (Development Studio 5™) is available from the Arm website.  
The latest version for the Renesas Electronics integrated development environment (e2studio) is available from the Renesas Electronics website.


## Appendix 1. Supplementary Notes on Development Environments

This section shows the steps up to the start of debugging of the sample program in each of the available development environments and includes notes on the porting of source code to other development environments.

### < Steps up to debugging of the sample program (when booting is through the SPI)>

#### (EWARM from IAR systems)


- (1) Start up the EWARM environment. Go to [File] > [Open] > [Workspace] and then specify RZ\_T1\_init\_serial\_boot.eww.
- (2) Select the [Rebuild All] item from the [Project] menu to rebuild the project.
- (3) While the RZ/T1 evaluation board and I-jet are connected, click on the download and debug button in the [Project] toolbar.
- (4) After the emulator is connected, the program will be written to the external serial flash memory by the dedicated flash downloader. Debugging can then start.






**(DS-5 from Arm)**

- (1) Startup the DS-5 environment. Go to [File] > [Import]. On the [Import] window, select [Existing Projects into Workspace] in the [General] folder and click the [Next] button.
- (2) Select the [Select archive file:] radio button and click on the [Browse...] button. Select the compressed program file “RZ\_T1\_initial.zip” on the list in the window and click on the [Finish] button.



- (3) Select [Build All] from the [Project] menu.

- (4) Select the configuration window for “RZ\_T\_sflash\_DL\_and\_Debug”. While the RZ/T1 evaluation board and ULINK2 are connected, click on [Browse] and open the connection browser window as shown below. Select the target connection from the list in the window. Click on [Debug] in the debug configurations window and start debugging.




- (5) After the emulator is connected, RZ\_T\_sflash\_sample.ds is executed and the program will be written to the external serial flash memory by using the “semihosting” functionality. Refer to the following application notes for details on writing to the flash memory by using the “semihosting” functionality.
- Example of Downloading to NOR Flash Memory by Using “Semihosting” of Arm® Development Studio 5 (DS-5™)
  - Example of Downloading to Serial Flash Memory by Using “Semihosting” of Arm® Development Studio 5 (DS-5™)
- (6) On completion of writing to the flash memory by the script, the message “Flash Programming Complete” appears in the application console window. Debugging can then start.

#### Note


Writing to the external serial flash can be skipped in the subsequent debugging connections if they do not involve change of the program. In this case, select “RZ\_T\_sflash\_SymLoad\_and\_Debug” at step (4), so only download the symbol information and start debugging.

**(e2 studio from RENESAS)**

- (1) Start up the e2 studio environment. In the workspace, go to [File] > [Import]. On the [Import] window, select [Existing Projects into Workspace] in the [General] folder and click the [Next] button.
- (2) Select the [Select archive file:] radio button and click on the [Browse..] button. Select the compressed program file “RZ\_T1\_initial.zip” on the list in the window and click on the [Finish] button.



- (3) Select [Build All] from the [Project] menu.
- (4) Select the configuration window for “RZ\_T\_sflash\_sample HardwareDebug”. While the RZ/T1 evaluation board and J-LINK are connected, click on [Debug] in the Debug Configurations window and start debugging.



- (5) After the emulator is connected, the program will be written to the external serial flash memory by the dedicated flash downloader. Debugging can then start.

**<Note on porting source code>**

Points on porting source code from one development environment to another are given using statements from the sample program referred to in this document as examples.

Note: This is only an example. For detailed settings including extended settings, refer to the documents for the individual development environments.

## (1) Specifying interrupt functions (specifying the IRQ interrupt function as an example)

EWARM from IAR Systems	DS-5 from Arm	e2 studio from RENESAS
<code>#pragma type __attribute=__irq __arm void R_IRQ_isr (void);</code>	<code>__irq void R_IRQ_isr (void);</code>	<code>void R_IRQ_isr (void) __attribute__((interrupt));</code>

## (2) Inline assembler-language statements (taking the nop instruction as an example)

EWARM from IAR Systems	DS-5 from Arm	e2 studio from RENESAS
<code>asm volatile ("nop");</code>	<code>__asm("nop");</code>	<code>asm("nop");</code>

## (3) Specifying a section in source code (example of specifying a parameter for the loader)

EWARM from IAR Systems	DS-5 from Arm	e2 studio from RENESAS
<code>#pragma location="ldr_param" __root const uint32_t loader_param_SPI[19] = {</code>	<code>#pragma arm section rodata = "CONST_LOADER_TABLE" const stBOOT_SPIBSC spibsc_loader_table = {</code>	<code>const unsigned int Loader_Param[] __attribute__((section ("loader_param"))) = {</code>

Note: Regarding assignment to sections, refer to the linker settings of the development environment you are using in addition to the examples given above.

## Website and Support

Renesas Electronics website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

## Revision History

## Application Note: Initial Settings

Rev.	Date	Description	
		Page	Summary
0.20	Mar. 27, 2015	—	First Edition issued
1.00	Apr. 10, 2015	—	Only the revision number was changed to be posted on a website.
1.10	Aug. 31, 2015	2. Operating Environment	
		6	Table 2.1 Operating Environment: Integrated Development Environment, partially amended and added
		5. Software	
		11	Description added
		12	5.1.1 Project Setting: Table5.1 amended
		13	5.1.2 Description added
		17	5.2.2 MPU Settings: Table5.4 amended
		19	5.2.4 Required Memory Size: Description and reference added
		19	Table 5.6: Table title was partially amended
		20	Table 5.7 added
		21	Table 5.8 added
		7. Related Documents	
		65	User's Manual: Development Environment, content added
		Appendix-1 Supplements on Development Environments	
		66 to 73	Appendix 1. Supplements on Development Environments added
1.20	Dec.04, 2015	2. Operating Environment	
		6	Table 2.1 Operating Environment: Integrated Development Environment, information partially amended
		5. Software	
		50	5.10.12 ICU Setting Processing: Figure 5.20, contents added
		Appendix-1 Supplements on Development Environments	
67 to 70	<Steps up to debugging of the sample program (when booting is through the SPI>: Contents of DS-5 from ARM and e2 studio from Renesas are partially amended.		
1.30	Jun.06, 2017	2. Operating Environment	
		6	Table 2.1 Operating Environment: The description of the integrated development environment, modified
		4. Hardware	
		10	Table 4.1 Pins and Functions: P53 pin, added
		5. Software	
		11	5.1 Operation Overview: The description, modified
		11	Figure 5.1 Operation overview after boot process: The processing, modified. Note 3, added.
		—	5.2.4 Required Memory Size, deleted
		19	Table 5.6 Interrupts Used in the Sample Program: The process outline of IRQ pin interrupt 5 (IRQ9), modified. The priority and process outline of IRQ pin interrupt 12 (IRQ16), modified.
		24	Table 5.10 Functions: The names of functions, modified (atcm_waitset, cpg_pll_wait, sflash_exmode_init, sflash_exmode_setting, sflash_wait_tend, sflash_set_config)
		27	5.9.10 port_init: The description, modified
		28	5.9.13 atcm_waitset: The name of the function, modified
		29	5.9.14 cpg_pll_wait: The name of the function, modified
		32	5.9.23 sflash_exmode_init: The name of the function, modified
		33	5.9.24 sflash_exmode_setting: The name of the function, modified
		33	5.9.25 sflash_wait_tend: The name of the function, modified
		34	5.9.26 sflash_set_config: The name of the function, modified
		35	5.9.29 R_IRQ9_isr: The description, modified
		35	5.9.30 R_IRQ16_isr: The description and remarks, modified
		38	Figure 5.8 Main Processing: P53 added
39	Figure 5.9 Reset Flag Detection Processing: The name of the function, modified		

## Revision History

## Application Note: Initial Settings

Rev.	Date	Description	
		Page	Summary
1.30	Jun.06, 2017	40	Figure 5.10 Reset Flag Detection Processing: The name of the function, modified
		41	Figure 5.11 Clock Setting Processing: The name of the function, modified
		42	Figure 5.12 Bus Setting Processing (1): The name of the function, modified
		46	Figure 5.18 Port Setting Processing: The processing, added. The defined processing, modified.
		48	Figure 5.21 ATCM Access Wait Setting Processing: The name of the function, modified
		49	Figure 5.22 PLL Stability Waiting (100us) Processing: The name of the function, modified
		50	Figure 5.23 ECM Initial Settings: The setting of the ECM error mask register, modified
		56	Figure 5.31 SPIBSC External Address Mode Initial Settings: The name of the function, modified
		56	Figure 5.32 SPIBSC Initial Settings: The name of the function, modified
		57	Figure 5.33 SPIBSC Data Transfer Waiting Processing: The name of the function, modified
		57	Figure 5.34 SPIBSC External Address Mode Setting Processing: The name of the function, modified
		60	Figure 5.37 IRQ9 Interrupt (IRQ Pin Interrupt 5) Processing: The processing, added
		61	Figure 5.38 IRQ16 Interrupt (IRQ Pin Interrupt 12) Processing: The judgment and processing, added. Note, added.
		1.40	Apr.27, 2018
Introduction			
1	The error, corrected		
2. Operating Environment			
6	Table 2.1 Operating Environment: The description and version numbers of the integrated development environments from IAR Systems, Arm, and Renesas, modified		
5. Software			
11	Figure 5.1 Operation overview after boot process: The errors, corrected		
12	5.1.1 Project Setting: The error, corrected		
13	5.1.2 Preparation: The description, modified		
15	Table 5.3 Sections to Be Used: The errors in Note 1 and Note 2, corrected		
16	Figure 5.3 Section Assignment (for 16-bit bus boot version): The error in Note 2, corrected		
18	Table 5.5 Exception Processing Vector Table: The errors in the table, corrected; the description of "Interrupts" under the table, modified		
19	5.4 Fixed-Width Integer Types; The description, modified		
19	Table 5.7 Fixed-width Integers Used in the Sample Program: The figure title, modified		
26	5.9.5 bsc_init: The description, modified		
27	5.9.7 cache_init: The description, modified		
28	5.9.12 icu_init: The description, modified		
28	5.9.13 atcm_waitset: The description, modified		
29	5.9.16 R_ICU_Enable: The description modified		
30	5.9.17 R_ICU_Disable: The description, modified		
30	5.9.18 R_ICU_ExtPinInit: The description and argument uint32_t dnf_set, modified		
31	5.9.19 R_ICU_Regist: The description, modified		
31	5.9.20 Userdef_SFLASH_Set_Mode: The synopsis, argument uint32_t addr_mode, and remarks, modified		
32	5.9.21 Userdef_SFLASH_Write_Enable: The remarks, modified		
32	5.9.22 Userdef_SFLASH_Busy_Wait: The remarks, modified		
32	5.9.23 sflash_exmode_init: The remarks, modified		
33	5.9.24 sflash_exmode_setting: The remarks, modified		
33	5.9.25 sflash_wait_tend: The remarks, modified		
34	5.9.26 sflash_set_config: The remarks, modified		
34	5.9.27 SPIBSC_Exread_Mode_Config: The remarks, modified		
34	5.9.28 Userdef_SPIBSC_Set_Config: The remarks, modified		



## Revision History

## Application Note: Initial Settings

Rev.	Date	Description	
		Page	Summary
1.40	Apr.27, 2018	6. Sample Program	
		62	The description, modified
		7. Related Documents	
		63	The description, modified
		Appendix 1. Supplementary Notes on Development Environments	
		64	The title, modified
		64	< Steps up to debugging of the sample program (when booting is through the SPI)>, (EWARM from IAR systems) (4): The figure, changed
		65	< Steps up to debugging of the sample program (when booting is through the SPI)>, (DS-5 from Arm) (2): The figure, changed
		66	< Steps up to debugging of the sample program (when booting is through the SPI)>, (DS-5 from Arm) (4): The figure, changed
		67	< Steps up to debugging of the sample program (when booting is through the SPI)>, (e2 studio from RENESAS) (2): The figure, changed
		68	< Steps up to debugging of the sample program (when booting is through the SPI)>, (e2 studio from RENESAS) (4): The figure, changed
69	<Note on porting source code> (2): The inline assembler of EWARM from IAR Systems, modified		
1.41	Jul. 13, 2018	5. Software	
		36	Figure 5.6 Loader Program 1 Processing: Processing for initialization of variables with no initial values, added
		37	Figure 5.7 Loader Program 2 Processing: Processing for initialization of variables with no initial values, added

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### **Renesas Electronics America Inc.**

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351

#### **Renesas Electronics Canada Limited**

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

#### **Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

#### **Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### **Renesas Electronics (China) Co., Ltd.**

Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### **Renesas Electronics (Shanghai) Co., Ltd.**

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### **Renesas Electronics Hong Kong Limited**

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### **Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### **Renesas Electronics Singapore Pte. Ltd.**

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### **Renesas Electronics Malaysia Sdn.Bhd.**

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### **Renesas Electronics India Pvt. Ltd.**

No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### **Renesas Electronics Korea Co., Ltd.**

17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338