

RX62N Group, RX63N Group

Differences between RX62N Group and RX63N Group

R01AN1259EJ0100
Rev.1.00
Sep. 26, 2013

Abstract

This application note provides reference information on the differences between RX62N Group and RX63N Group microcontrollers.

Products

RX62N Group, RX63N Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1.	Switching from the RX62N Group to the RX63N Group	3
1.1	Newly Added Functions	3
1.2	Eliminated Functions.....	3
1.3	Modified Functions	4
1.3.1	Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions.....	4
1.3.2	Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller.....	4
1.3.3	Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions.....	4
1.4	Compatible Functions	5
1.4.1	Compatible Functions	5
1.4.2	Backward-Compatible Function.....	5
2.	Description of Differences	6
3.	Reference Documents.....	37

1. Switching from the RX62N Group to the RX63N Group

The RX62N Group and RX63N Group are not interchangeable devices. Therefore, care must be exercised when switching to the RX63N Group. For details, see section 2., Description of Differences, as well as RX62N Group—User’s Manual: Hardware and RX63N Group—User’s Manual: Hardware.

1.1 Newly Added Functions

1. Option-setting memory
2. Low-speed on-chip oscillator (LOCO), high-speed on-chip oscillator (HOCO)
3. Frequency measurement circuit (MCK)
4. Battery backup function
5. Register write protection function
6. Multi pin function controller (MPC)
7. 16-bit timer pulse unit (TPUa)
8. IEBus™ controller (IEB)
9. Temperature sensor

1.2 Eliminated Functions

1. MD1 pin (mode 1 pin), MDE pin (endian selection pin)
2. Startup external bus width flags (MDSR.BSW[1:0])
3. Reset control/status register (RSTCSR)
4. Low-voltage detection control register key code register (LVDKEYR)
5. OSTDCR key code (OSTDCR.KEY[7:0])
6. Standby timer select bits (STS4 to STS0 in SBYCR)
7. Deep standby wait control register (DPSWCR)
8. Internal peripheral bus 5 (peripheral function, ICLK)
9. Watchdog timer: Interval timer mode
10. WDTOVF# signal output (External)
11. USB1 host controller function
12. Support for USB1 OTG (On The Go)
13. Serial peripheral interface: CMOS/open-drain output switching function

1.3 Modified Functions

1.3.1 Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions

1. MCU operation mode entry methods: MD pin eliminated, UB codes A and B added.
2. Endian determination method: Bits MDE2 to MDE0 in MDEB and MDES
3. Voltage detection circuit (LVDA): Falling under Vdet → Passing through Vdet, other changes
4. Clock oscillator circuit: Low-speed on-chip oscillator (LOCO) startup, PLL frequency division, and oscillation stop detection modified, etc.
5. Low power consumption functions: Oscillation settling time modified, etc.
6. Interrupt controller (ICUb): Group interrupts, unit selection, digital filter function added.
7. Buses: Multiplex bus, peripheral bus update, bus priority added, etc.
8. I/O ports: Modifications to multi-function pin controller, etc.
9. Multi-function timer pulse unit 2 (MTU2a): 2 units → 1 unit, noise filter added.
10. Port output enable 2 (POE2a): Changes associated with elimination of the MTU unit
11. Realtime clock (RTCa): EXTAL operation, clock error connector function, 12 hour/24 hour modes added, other changes
12. Watchdog timer (WDTA): 8-bit → 14-bit
13. Ethernet controller (ETHERC): PAUSE frame transmission bit function modified.
14. USB 2.0 host/function module 1 (USB1): Suspend/resume function eliminated, other changes
15. Serial communications interfaces: 6 channels → 13 channels, status flag eliminated, functions added, etc.
16. 12-bit A/D converter (S12ADa): Trigger sources modified, 8 channels → 21 channels, registers added.
17. 10-bit A/D converter (ADA): Trigger sources modified, 4 channels × 2 units → 8 channels × 1 unit
18. ROM (flash memory for code storage): Write units modified.
19. E2 data flash: Block and write units modified, PCLK3 cycle during word or byte access → FCLK6 cycle

1.3.2 Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller

1. CAN module: 1 channel → 3 channels, EXTAL operation added
2. Serial peripheral interface (RSPI): 2 channels → 3 channels, status flag eliminated, CMOS/open-drain output switching function eliminated
3. Multi-function timer pulse unit 2 (MTU2a): (See section 3.3.1 above.)

1.3.3 Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions

1. DMA controller (DMACA): Maximum transfer count modified, other changes
2. EXDMA controller (EXDMAC): Maximum transfer count modified, other changes
3. Data transfer controller (DTCa): Maximum transfer count modified, other changes
4. Programmable pulse generator (PPG): Trigger sources modified.

1.4 Compatible Functions

1.4.1 Compatible Functions

1. Memory-protection unit (MPU)
2. 8-bit timer (TMR)
3. Compare match timer (CMT)
4. Ethernet controller DMA controller (EDMAC)
5. USB 2.0 host/function module 0 (USB0)
6. I²C bus interface (RIIC)
7. CRC calculator (CRC)

1.4.2 Backward-Compatible Function

1. Independent watchdog timer (IWDTa): Window function added, other changes
2. D/A converter: Registers added.

2. Description of Differences

2.1 Differences in Functions and Specifications

Tables 2.1 to 2.31 list the differences in functions and specifications.

Table 2.1 Differences in Functions and Specifications (1)

Item		RX62N Group			RX63N Group																																																						
Memory	ROM/RAM	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr><td>ROM/RAM capacity</td><td>—</td></tr> <tr><td></td><td>256 KB / 64 KB</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>384 KB / 64 KB</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>512 KB / 96 KB</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table>			ROM/RAM capacity	—		256 KB / 64 KB		—		384 KB / 64 KB		—		—		512 KB / 96 KB		—		—		—		—		—		—		—	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr><td>ROM/RAM capacity</td><td>0B /128 KB</td></tr> <tr><td></td><td>256 KB / 64 KB</td></tr> <tr><td></td><td>256 KB /128 KB</td></tr> <tr><td></td><td>384 KB / 64 KB</td></tr> <tr><td></td><td>384 KB /128 KB</td></tr> <tr><td></td><td>512 KB / 64 KB</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>512 KB /128 KB</td></tr> <tr><td></td><td>768 KB /128 KB</td></tr> <tr><td></td><td>1.0 MB /128 KB</td></tr> <tr><td></td><td>1.5 MB /128 KB</td></tr> <tr><td></td><td>2.0 MB /128 KB</td></tr> </table>			ROM/RAM capacity	0B /128 KB		256 KB / 64 KB		256 KB /128 KB		384 KB / 64 KB		384 KB /128 KB		512 KB / 64 KB		—		512 KB /128 KB		768 KB /128 KB		1.0 MB /128 KB		1.5 MB /128 KB		2.0 MB /128 KB
ROM/RAM capacity	—																																																										
	256 KB / 64 KB																																																										
	—																																																										
	384 KB / 64 KB																																																										
	—																																																										
	—																																																										
	512 KB / 96 KB																																																										
	—																																																										
	—																																																										
	—																																																										
	—																																																										
	—																																																										
	—																																																										
	—																																																										
ROM/RAM capacity	0B /128 KB																																																										
	256 KB / 64 KB																																																										
	256 KB /128 KB																																																										
	384 KB / 64 KB																																																										
	384 KB /128 KB																																																										
	512 KB / 64 KB																																																										
	—																																																										
	512 KB /128 KB																																																										
	768 KB /128 KB																																																										
	1.0 MB /128 KB																																																										
	1.5 MB /128 KB																																																										
	2.0 MB /128 KB																																																										
MCU operating modes	Operating mode	<ul style="list-style-type: none"> Mode entry <table border="1"> <tr><td>MD1</td><td>MD0</td><td>Operating mode</td></tr> <tr><td>0</td><td>1</td><td>Boot mode</td></tr> <tr><td>1</td><td>0</td><td>USB boot mode (User boot mode)</td></tr> <tr><td>1</td><td>1</td><td>Single-chip mode</td></tr> </table>			MD1	MD0	Operating mode	0	1	Boot mode	1	0	USB boot mode (User boot mode)	1	1	Single-chip mode	<ul style="list-style-type: none"> Mode entry <table border="1"> <tr><td>PC7</td><td>MD</td><td>UB code A</td><td>Operating mode</td></tr> <tr><td>Low</td><td>Low</td><td>—</td><td>Boot mode</td></tr> <tr><td>High</td><td>Low</td><td>—</td><td>USB boot mode</td></tr> <tr><td>—</td><td>High</td><td>Up to 426F6F74h</td><td>User boot mode</td></tr> <tr><td>—</td><td>High</td><td>—</td><td>Single-chip mode</td></tr> </table>			PC7	MD	UB code A	Operating mode	Low	Low	—	Boot mode	High	Low	—	USB boot mode	—	High	Up to 426F6F74h	User boot mode	—	High	—	Single-chip mode																				
MD1	MD0	Operating mode																																																									
0	1	Boot mode																																																									
1	0	USB boot mode (User boot mode)																																																									
1	1	Single-chip mode																																																									
PC7	MD	UB code A	Operating mode																																																								
Low	Low	—	Boot mode																																																								
High	Low	—	USB boot mode																																																								
—	High	Up to 426F6F74h	User boot mode																																																								
—	High	—	Single-chip mode																																																								
	Registers/bits	<ul style="list-style-type: none"> Endian selection MDE pins MDE pin = Low: Little-endian MDE pin = High: Big-endian 			<ul style="list-style-type: none"> Endian selection MDEB.MDE[2:0] or MDES.MDE[2:0] MDE[2:0] = 111b: Little-endian MDE[2:0] = 000b: Big-endian 																																																						
		<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr><td>b0</td><td>MD0</td><td>MD0 pin status flag</td></tr> <tr><td>b1</td><td>MD1</td><td>MD1 pin status flag</td></tr> <tr><td>b7</td><td>MDE</td><td>MDE pin status flag</td></tr> </table>			b0	MD0	MD0 pin status flag	b1	MD1	MD1 pin status flag	b7	MDE	MDE pin status flag	<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr><td>b0</td><td>MD</td><td>MD pin status flag</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	MD	MD pin status flag	b1	—	(Reserved bit)	b7	—	(Reserved bit)																																		
b0	MD0	MD0 pin status flag																																																									
b1	MD1	MD1 pin status flag																																																									
b7	MDE	MDE pin status flag																																																									
b0	MD	MD pin status flag																																																									
b1	—	(Reserved bit)																																																									
b7	—	(Reserved bit)																																																									
		<ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr><td>b0</td><td>IROM</td><td>On-chip ROM startup status flag</td></tr> <tr><td>b1</td><td>EXB</td><td>External bus startup status flag</td></tr> <tr><td>b2</td><td>BSW[1:0]</td><td>External bus width flags</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>BOTS</td><td>Boot mode startup flag</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>UBTS</td><td>USB boot mode startup flag</td></tr> </table>			b0	IROM	On-chip ROM startup status flag	b1	EXB	External bus startup status flag	b2	BSW[1:0]	External bus width flags	b3			b4	BOTS	Boot mode startup flag	b5	—	(Reserved bit)	b6	UBTS	USB boot mode startup flag	<ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b3</td><td>—</td><td></td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>UBTS</td><td>User boot mode startup flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	—	(Reserved bit)	b1	—	(Reserved bit)	b2	—	(Reserved bits)	b3	—		b4	—	(Reserved bit)	b5	UBTS	User boot mode startup flag	b6	—	(Reserved bit)										
b0	IROM	On-chip ROM startup status flag																																																									
b1	EXB	External bus startup status flag																																																									
b2	BSW[1:0]	External bus width flags																																																									
b3																																																											
b4	BOTS	Boot mode startup flag																																																									
b5	—	(Reserved bit)																																																									
b6	UBTS	USB boot mode startup flag																																																									
b0	—	(Reserved bit)																																																									
b1	—	(Reserved bit)																																																									
b2	—	(Reserved bits)																																																									
b3	—																																																										
b4	—	(Reserved bit)																																																									
b5	UBTS	User boot mode startup flag																																																									
b6	—	(Reserved bit)																																																									
Resets	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reset types</td><td>Pin reset</td></tr> <tr><td></td><td>Power-on reset</td></tr> <tr><td></td><td>Voltage monitoring reset</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>Deep software standby reset</td></tr> <tr><td></td><td>Independent watchdog timer reset</td></tr> <tr><td></td><td>Watchdog timer reset</td></tr> <tr><td></td><td>—</td></tr> <tr><td>—</td><td>—</td></tr> </table>			Reset types	Pin reset		Power-on reset		Voltage monitoring reset		—		—		Deep software standby reset		Independent watchdog timer reset		Watchdog timer reset		—	—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reset types</td><td>RES# Pin reset</td></tr> <tr><td></td><td>Power-on reset</td></tr> <tr><td></td><td>Voltage monitoring 0 reset</td></tr> <tr><td></td><td>Voltage monitoring 1 reset</td></tr> <tr><td></td><td>Voltage monitoring 2 reset</td></tr> <tr><td></td><td>Deep software standby reset</td></tr> <tr><td></td><td>Independent watchdog timer reset</td></tr> <tr><td></td><td>Watchdog timer reset</td></tr> <tr><td></td><td>Software reset</td></tr> <tr><td>Extended function</td><td>Cold start/warm start determination function</td></tr> </table>			Reset types	RES# Pin reset		Power-on reset		Voltage monitoring 0 reset		Voltage monitoring 1 reset		Voltage monitoring 2 reset		Deep software standby reset		Independent watchdog timer reset		Watchdog timer reset		Software reset	Extended function	Cold start/warm start determination function												
Reset types	Pin reset																																																										
	Power-on reset																																																										
	Voltage monitoring reset																																																										
	—																																																										
	—																																																										
	Deep software standby reset																																																										
	Independent watchdog timer reset																																																										
	Watchdog timer reset																																																										
	—																																																										
—	—																																																										
Reset types	RES# Pin reset																																																										
	Power-on reset																																																										
	Voltage monitoring 0 reset																																																										
	Voltage monitoring 1 reset																																																										
	Voltage monitoring 2 reset																																																										
	Deep software standby reset																																																										
	Independent watchdog timer reset																																																										
	Watchdog timer reset																																																										
	Software reset																																																										
Extended function	Cold start/warm start determination function																																																										
	Registers/bits	<ul style="list-style-type: none"> Reset status register (RSTS0) <table border="1"> <tr><td>b0</td><td>PORF</td><td>Power-on reset detect flag</td></tr> <tr><td>b1</td><td>LVD1F</td><td>LVD1 detect flag</td></tr> <tr><td>b2</td><td>LVD2F</td><td>LVD2 detect flag</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DPSRSTF</td><td>Deep software standby reset flag</td></tr> </table>			b0	PORF	Power-on reset detect flag	b1	LVD1F	LVD1 detect flag	b2	LVD2F	LVD2 detect flag	b3	—	(Reserved bit)	b7	DPSRSTF	Deep software standby reset flag	<ul style="list-style-type: none"> Reset status register 0 (RSTS0) <table border="1"> <tr><td>b0</td><td>PORF</td><td>Power-on reset detect flag</td></tr> <tr><td>b1</td><td>LVD0RF</td><td>Voltage-monitoring 0 reset detect flag</td></tr> <tr><td>b2</td><td>LVD1RF</td><td>Voltage-monitoring 1 reset detect flag</td></tr> <tr><td>b3</td><td>LVD2RF</td><td>Voltage-monitoring 2 reset detect flag</td></tr> <tr><td>b7</td><td>DPSRSTF</td><td>Deep software standby reset flag</td></tr> </table>			b0	PORF	Power-on reset detect flag	b1	LVD0RF	Voltage-monitoring 0 reset detect flag	b2	LVD1RF	Voltage-monitoring 1 reset detect flag	b3	LVD2RF	Voltage-monitoring 2 reset detect flag	b7	DPSRSTF	Deep software standby reset flag																						
b0	PORF	Power-on reset detect flag																																																									
b1	LVD1F	LVD1 detect flag																																																									
b2	LVD2F	LVD2 detect flag																																																									
b3	—	(Reserved bit)																																																									
b7	DPSRSTF	Deep software standby reset flag																																																									
b0	PORF	Power-on reset detect flag																																																									
b1	LVD0RF	Voltage-monitoring 0 reset detect flag																																																									
b2	LVD1RF	Voltage-monitoring 1 reset detect flag																																																									
b3	LVD2RF	Voltage-monitoring 2 reset detect flag																																																									
b7	DPSRSTF	Deep software standby reset flag																																																									
		<ul style="list-style-type: none"> Reset status register 1 (RSTS1) 			<ul style="list-style-type: none"> Reset status register 1 (RSTS1) 																																																						
		<ul style="list-style-type: none"> Reset status register 2 (RSTS2) 			<ul style="list-style-type: none"> Reset status register 2 (RSTS2) 																																																						
		<ul style="list-style-type: none"> Software reset register (SWRR) 			<ul style="list-style-type: none"> Software reset register (SWRR) 																																																						

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.2 Differences in Functions and Specifications (2)

Item		RX62N Group		RX63N Group																																																															
Option-setting memory	Registers/bits	—		<ul style="list-style-type: none"> Option function select register 0 (OFS0) Option function select register 1 (OFS1) Endian select register B (MDEB) Endian select register S (MDES) 																																																															
Voltage detection circuit	Functions	—		<ul style="list-style-type: none"> Voltage detection circuit 0 <table border="1"> <tr><td>Monitored voltage</td><td>Vdet0</td></tr> <tr><td>Detection object</td><td>Passing through Vdet0</td></tr> <tr><td>Detection voltage</td><td>Fixed</td></tr> <tr><td>Interrupt</td><td>None</td></tr> </table> <ul style="list-style-type: none"> Voltage detection circuit 1 <table border="1"> <tr><td>Monitored voltage</td><td>Vdet1</td></tr> <tr><td>Detection object</td><td>Passing through Vdet1</td></tr> <tr><td>Detection voltage</td><td>Selected with the LVDLVL.R.LVD1LVL[3:0] bits</td></tr> <tr><td>Interrupt</td><td>Voltage monitor 1 interrupt Nonmaskable interrupt</td></tr> </table> <ul style="list-style-type: none"> Voltage detection circuit 2 <table border="1"> <tr><td>Monitored voltage</td><td>Vdet2</td></tr> <tr><td>Detection object</td><td>Falling under Vdet2</td></tr> <tr><td>Detection voltage</td><td>Fixed</td></tr> <tr><td>Interrupt</td><td>Voltage monitor interrupt</td></tr> </table>		Monitored voltage	Vdet0	Detection object	Passing through Vdet0	Detection voltage	Fixed	Interrupt	None	Monitored voltage	Vdet1	Detection object	Passing through Vdet1	Detection voltage	Selected with the LVDLVL.R.LVD1LVL[3:0] bits	Interrupt	Voltage monitor 1 interrupt Nonmaskable interrupt	Monitored voltage	Vdet2	Detection object	Falling under Vdet2	Detection voltage	Fixed	Interrupt	Voltage monitor interrupt																																						
Monitored voltage	Vdet0																																																																		
Detection object	Passing through Vdet0																																																																		
Detection voltage	Fixed																																																																		
Interrupt	None																																																																		
Monitored voltage	Vdet1																																																																		
Detection object	Passing through Vdet1																																																																		
Detection voltage	Selected with the LVDLVL.R.LVD1LVL[3:0] bits																																																																		
Interrupt	Voltage monitor 1 interrupt Nonmaskable interrupt																																																																		
Monitored voltage	Vdet2																																																																		
Detection object	Falling under Vdet2																																																																		
Detection voltage	Fixed																																																																		
Interrupt	Voltage monitor interrupt																																																																		
	Registers/bits	<ul style="list-style-type: none"> Key code register for low-voltage detection control register (LVDKEYR) Low-voltage detection control register (LVDCR) 		<ul style="list-style-type: none"> Voltage monitoring circuit control register (LVCMPCR) Voltage detection level select register (LVDLVL) Voltage monitoring 1 circuit control register 0 (LVD1CR0) Voltage monitoring 2 circuit control register 0 (LVD2CR0) Voltage monitoring 1 circuit control register 1 (LVD1CR1) Voltage monitoring 2 circuit control register 1 (LVD2CR1) Voltage monitoring 1 circuit status register (LVD1SR) Voltage monitoring 2 circuit status register (LVD2SR) 																																																															
Clock oscillator	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Clock types</td><td>ICLK: 100.0 MHz (max.)</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>PCLK: 50.0 MHz (max.)</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>BCLK: 100.0 MHz (max.)^{*1}</td></tr> <tr><td></td><td>BCLK output pin: 50.0 MHz (max.)^{*1}</td></tr> <tr><td></td><td>SDCLK: 50.0 MHz (max.)</td></tr> <tr><td></td><td>SDCLK output pin: 50.0 MHz (max.)</td></tr> <tr><td></td><td>UCLK: 48.0 MHz (max.)</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>SUBCLK: 32.768 KHz</td></tr> <tr><td></td><td>IWDTCLK: 125.000 KHz (typ.)</td></tr> <tr><td></td><td>—</td></tr> </table>		Clock types	ICLK: 100.0 MHz (max.)		—		PCLK: 50.0 MHz (max.)		—		BCLK: 100.0 MHz (max.) ^{*1}		BCLK output pin: 50.0 MHz (max.) ^{*1}		SDCLK: 50.0 MHz (max.)		SDCLK output pin: 50.0 MHz (max.)		UCLK: 48.0 MHz (max.)		—		—		—		SUBCLK: 32.768 KHz		IWDTCLK: 125.000 KHz (typ.)		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Clock types</td><td>ICLK: 100.0 MHz (max.)</td></tr> <tr><td></td><td>PCLKA: 100.0 MHz (max.)</td></tr> <tr><td></td><td>PCLKB: 50.0 MHz (max.)</td></tr> <tr><td></td><td>FCLK: 4 MHz to 50.0 MHz (During ROM or E2 data flash P/E) 50.0 MHz (max.) (During E2 data flash write)</td></tr> <tr><td></td><td>BCLK: 100.0MHz (max.)</td></tr> <tr><td></td><td>BCLK output pin: 50.0 MHz (max.)</td></tr> <tr><td></td><td>SDCLK: 50.0 MHz (max.)</td></tr> <tr><td></td><td>SDCLK output pin: 50.0 MHz (max.)</td></tr> <tr><td></td><td>UCLK: 48.0 MHz (max.)</td></tr> <tr><td></td><td>CANMCLK: 20.0 MHz (max.)</td></tr> <tr><td></td><td>IECLK: 50.0 MHz (max.)</td></tr> <tr><td></td><td>RTCMCLK: 4.0 MHz to 16.0 MHz</td></tr> <tr><td></td><td>RTCSCLK: 32.768 KHz</td></tr> <tr><td></td><td>IWDTCLK: 125.000 KHz</td></tr> <tr><td></td><td>JTAGTCK [generated]: 10.0MHz (max.)</td></tr> <tr><td></td><td>JTAGTCK [input]: 10.0 MHz (max.)</td></tr> </table>		Clock types	ICLK: 100.0 MHz (max.)		PCLKA: 100.0 MHz (max.)		PCLKB: 50.0 MHz (max.)		FCLK: 4 MHz to 50.0 MHz (During ROM or E2 data flash P/E) 50.0 MHz (max.) (During E2 data flash write)		BCLK: 100.0MHz (max.)		BCLK output pin: 50.0 MHz (max.)		SDCLK: 50.0 MHz (max.)		SDCLK output pin: 50.0 MHz (max.)		UCLK: 48.0 MHz (max.)		CANMCLK: 20.0 MHz (max.)		IECLK: 50.0 MHz (max.)		RTCMCLK: 4.0 MHz to 16.0 MHz		RTCSCLK: 32.768 KHz		IWDTCLK: 125.000 KHz		JTAGTCK [generated]: 10.0MHz (max.)		JTAGTCK [input]: 10.0 MHz (max.)
Clock types	ICLK: 100.0 MHz (max.)																																																																		
	—																																																																		
	PCLK: 50.0 MHz (max.)																																																																		
	—																																																																		
	BCLK: 100.0 MHz (max.) ^{*1}																																																																		
	BCLK output pin: 50.0 MHz (max.) ^{*1}																																																																		
	SDCLK: 50.0 MHz (max.)																																																																		
	SDCLK output pin: 50.0 MHz (max.)																																																																		
	UCLK: 48.0 MHz (max.)																																																																		
	—																																																																		
	—																																																																		
	—																																																																		
	SUBCLK: 32.768 KHz																																																																		
	IWDTCLK: 125.000 KHz (typ.)																																																																		
	—																																																																		
Clock types	ICLK: 100.0 MHz (max.)																																																																		
	PCLKA: 100.0 MHz (max.)																																																																		
	PCLKB: 50.0 MHz (max.)																																																																		
	FCLK: 4 MHz to 50.0 MHz (During ROM or E2 data flash P/E) 50.0 MHz (max.) (During E2 data flash write)																																																																		
	BCLK: 100.0MHz (max.)																																																																		
	BCLK output pin: 50.0 MHz (max.)																																																																		
	SDCLK: 50.0 MHz (max.)																																																																		
	SDCLK output pin: 50.0 MHz (max.)																																																																		
	UCLK: 48.0 MHz (max.)																																																																		
	CANMCLK: 20.0 MHz (max.)																																																																		
	IECLK: 50.0 MHz (max.)																																																																		
	RTCMCLK: 4.0 MHz to 16.0 MHz																																																																		
	RTCSCLK: 32.768 KHz																																																																		
	IWDTCLK: 125.000 KHz																																																																		
	JTAGTCK [generated]: 10.0MHz (max.)																																																																		
	JTAGTCK [input]: 10.0 MHz (max.)																																																																		
	Main clock oscillator	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Resonator</td><td>Crystal oscillator</td></tr> <tr><td></td><td>—</td></tr> <tr><td>Frequency</td><td>8.0 MHz to 14.0 MHz</td></tr> <tr><td>External clock</td><td>14.0 MHz (max.)</td></tr> </table>		Resonator	Crystal oscillator		—	Frequency	8.0 MHz to 14.0 MHz	External clock	14.0 MHz (max.)	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Resonator</td><td>Crystal oscillator</td></tr> <tr><td></td><td>Ceramic oscillator</td></tr> <tr><td>Frequency</td><td>4.0 MHz to 16.0 MHz</td></tr> <tr><td>External clock</td><td>20.0 MHz (max.)</td></tr> </table>		Resonator	Crystal oscillator		Ceramic oscillator	Frequency	4.0 MHz to 16.0 MHz	External clock	20.0 MHz (max.)																																														
Resonator	Crystal oscillator																																																																		
	—																																																																		
Frequency	8.0 MHz to 14.0 MHz																																																																		
External clock	14.0 MHz (max.)																																																																		
Resonator	Crystal oscillator																																																																		
	Ceramic oscillator																																																																		
Frequency	4.0 MHz to 16.0 MHz																																																																		
External clock	20.0 MHz (max.)																																																																		
Low-speed on-chip oscillator		—		<ul style="list-style-type: none"> Oscillation frequency: 125.0 KHz 																																																															

Note: 1. In the 100-pin LQFP version and the 85-pin TFLGA version: 8 to 50 MHz, BCLK output pin: 8 to 25 MHz

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.3 Differences in Functions and Specifications (3)

Item		RX62N Group			RX63N Group																																														
Clock oscillator	High-speed on-chip oscillator	—			<ul style="list-style-type: none"> Oscillation frequency: 50.0 MHz HOCO power supply control 																																														
IWDT operating clock	<ul style="list-style-type: none"> On-chip oscillator: 125.0KHz 			<ul style="list-style-type: none"> IWDT-dedicated on-chip oscillator: 125.0 KHz 																																															
JTAG external clock	—			<ul style="list-style-type: none"> Input clock frequency: 10 MHz (max.) 																																															
Registers/bits	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1"> <tr> <td>b8 b11</td><td>PCK[3:0]</td><td>Peripheral module clock select bits</td></tr> <tr> <td>b12 b15</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b16 b19</td><td>BCK[3:0]</td><td>External bus clock and SDRAM clock selection bits</td></tr> <tr> <td>b22</td><td>PSTOP0</td><td>SDCLK pin output control bit</td></tr> <tr> <td>b23</td><td>PSTOP1</td><td>BCLK pin output control bit</td></tr> <tr> <td>b24 b27</td><td>ICK[3:0]</td><td>System clock select bits</td></tr> <tr> <td>b28 b31</td><td>—</td><td>(Reserved bits)</td></tr> </table> <ul style="list-style-type: none"> PCK[3:0], BCK[3:0], ICK[3:0] 0000b: ×8 0001b: ×4 0010b: ×2 0011b: ×1 			b8 b11	PCK[3:0]	Peripheral module clock select bits	b12 b15	—	(Reserved bits)	b16 b19	BCK[3:0]	External bus clock and SDRAM clock selection bits	b22	PSTOP0	SDCLK pin output control bit	b23	PSTOP1	BCLK pin output control bit	b24 b27	ICK[3:0]	System clock select bits	b28 b31	—	(Reserved bits)	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1"> <tr> <td>b8 b11</td><td>PCKB[3:0]</td><td>Peripheral module clock B select bits</td></tr> <tr> <td>b12 b15</td><td>PCKA[3:0]</td><td>Peripheral module clock A select bits</td></tr> <tr> <td>b16 b19</td><td>BCK[3:0]</td><td>Timer module clock select bits</td></tr> <tr> <td>b22</td><td>PSTOP0</td><td>SDCLK pin output control bit</td></tr> <tr> <td>b23</td><td>PSTOP1</td><td>BCLK pin output control bit</td></tr> <tr> <td>b24 b27</td><td>ICK[3:0]</td><td>System clock select bits</td></tr> <tr> <td>b28 b31</td><td>FCK[3:0]</td><td>FlashIF clock select bits</td></tr> </table> <ul style="list-style-type: none"> PCKB[3:0], PCKA[3:0], BCK[3:0], ICK[3:0], FCK[3:0] 0000b: ×1/1 0001b: ×1/2 0010b: ×1/4 0011b: ×1/8 0100b: ×1/16 0101b: ×1/32 0110b: ×1/64 			b8 b11	PCKB[3:0]	Peripheral module clock B select bits	b12 b15	PCKA[3:0]	Peripheral module clock A select bits	b16 b19	BCK[3:0]	Timer module clock select bits	b22	PSTOP0	SDCLK pin output control bit	b23	PSTOP1	BCLK pin output control bit	b24 b27	ICK[3:0]	System clock select bits	b28 b31	FCK[3:0]	FlashIF clock select bits			
b8 b11	PCK[3:0]	Peripheral module clock select bits																																																	
b12 b15	—	(Reserved bits)																																																	
b16 b19	BCK[3:0]	External bus clock and SDRAM clock selection bits																																																	
b22	PSTOP0	SDCLK pin output control bit																																																	
b23	PSTOP1	BCLK pin output control bit																																																	
b24 b27	ICK[3:0]	System clock select bits																																																	
b28 b31	—	(Reserved bits)																																																	
b8 b11	PCKB[3:0]	Peripheral module clock B select bits																																																	
b12 b15	PCKA[3:0]	Peripheral module clock A select bits																																																	
b16 b19	BCK[3:0]	Timer module clock select bits																																																	
b22	PSTOP0	SDCLK pin output control bit																																																	
b23	PSTOP1	BCLK pin output control bit																																																	
b24 b27	ICK[3:0]	System clock select bits																																																	
b28 b31	FCK[3:0]	FlashIF clock select bits																																																	
	—			<ul style="list-style-type: none"> System clock control register 2 (SCKCR2) System clock control register 3 (SCKCR3) PLL control register (PLLCR) PLL control register 2 (PLLCR2) Main clock oscillator control register (MOSCCR) 																																															
	<ul style="list-style-type: none"> Oscillation stop detection control register (OSTDCR) <table border="1"> <tr> <td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b6</td><td>OSTDF</td><td>Oscillation stop detection flag</td></tr> <tr> <td>B7</td><td>OSTDE</td><td>Oscillation stop detection function enable bit</td></tr> <tr> <td>b8 b15</td><td>KEY[7:0]</td><td>OSTDCR Key code</td></tr> </table>			b0	—	(Reserved bit)	b6	OSTDF	Oscillation stop detection flag	B7	OSTDE	Oscillation stop detection function enable bit	b8 b15	KEY[7:0]	OSTDCR Key code	<ul style="list-style-type: none"> Oscillation stop detection control register (OSTDCR) <table border="1"> <tr> <td>b0</td><td>OSTDIE</td><td>Oscillation stop detection interrupt enable bit</td></tr> <tr> <td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b7</td><td>OSTDE</td><td>Oscillation stop detection function enable bit</td></tr> <tr> <td>—</td><td>—</td><td>—</td></tr> </table>			b0	OSTDIE	Oscillation stop detection interrupt enable bit	b6	—	(Reserved bit)	b7	OSTDE	Oscillation stop detection function enable bit	—	—	—																					
b0	—	(Reserved bit)																																																	
b6	OSTDF	Oscillation stop detection flag																																																	
B7	OSTDE	Oscillation stop detection function enable bit																																																	
b8 b15	KEY[7:0]	OSTDCR Key code																																																	
b0	OSTDIE	Oscillation stop detection interrupt enable bit																																																	
b6	—	(Reserved bit)																																																	
b7	OSTDE	Oscillation stop detection function enable bit																																																	
—	—	—																																																	
	<ul style="list-style-type: none"> Sub-clock oscillator control register (SUBOSCCR) <table border="1"> <tr> <td>b0</td><td>SUBSTOP</td><td>Sub-clock oscillator stop bit</td></tr> </table>			b0	SUBSTOP	Sub-clock oscillator stop bit	<ul style="list-style-type: none"> Oscillation stop detection status register (OSTDSR) <table border="1"> <tr> <td>b0</td><td>OSTDF</td><td>Oscillation stop detection flag</td></tr> </table>			b0	OSTDF	Oscillation stop detection flag																																							
b0	SUBSTOP	Sub-clock oscillator stop bit																																																	
b0	OSTDF	Oscillation stop detection flag																																																	
	—			<ul style="list-style-type: none"> Sub-clock oscillator control register (SOSCCR) <table border="1"> <tr> <td>b0</td><td>SOSTP</td><td>Sub-clock oscillator stop bit</td></tr> </table>			b0	SOSTP	Sub-clock oscillator stop bit																																										
b0	SOSTP	Sub-clock oscillator stop bit																																																	
	—			<ul style="list-style-type: none"> Main clock oscillator forced oscillation control register (MOFCR) IWDT-dedicated on-chip oscillator control register (ILOCOCR) Low-speed on-chip oscillator control register (LOCOCR) High-speed on-chip oscillator control register (HOCOCR) High-speed on-chip oscillator power supply control register (HOCOPCR) 																																															

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.4 Differences in Functions and Specifications (4)

Item		RX62N Group			RX63N Group																											
Clock oscillator	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Usage notes</td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table>			Usage notes	—		—		—		—		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Usage notes</td><td>Notes on oscillator connection pins</td></tr> <tr><td></td><td>Notes on the subclock oscillator</td></tr> <tr><td></td><td>Notes on low-CL crystal oscillator usage</td></tr> <tr><td></td><td>Notes on 48-pin package products</td></tr> </table>				Usage notes	Notes on oscillator connection pins		Notes on the subclock oscillator		Notes on low-CL crystal oscillator usage		Notes on 48-pin package products						
Usage notes	—																															
	—																															
	—																															
	—																															
	—																															
Usage notes	Notes on oscillator connection pins																															
	Notes on the subclock oscillator																															
	Notes on low-CL crystal oscillator usage																															
	Notes on 48-pin package products																															
Frequency measurement circuit	Registers/bits	<p>—</p>			<ul style="list-style-type: none"> Counter-clock extension register 1 (SCK1) Counter-clock extension register 2 (SCK2) 																											
Low power consumption functions	Registers/bits	<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1"> <tr><td>b8</td><td>STS[4:0]</td><td>Standby timer select bits</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td>OPE</td><td>Output port enable bit</td></tr> <tr><td>b15</td><td>SSBY</td><td>Software standby bit</td></tr> </table> <ul style="list-style-type: none"> SBYCR.STS[4:0] <ul style="list-style-type: none"> 00000b: (Setting prohibited) 00001b: (Setting prohibited) 00010b: (Setting prohibited) 00011b: (Setting prohibited) 00100b: (Setting prohibited) 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 			b8	STS[4:0]	Standby timer select bits	b12	—	(Reserved bits)	b14	OPE	Output port enable bit	b15	SSBY	Software standby bit	<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1"> <tr><td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td>OPE</td><td>Output port enable bit</td></tr> <tr><td>b15</td><td>SSBY</td><td>Software standby bit</td></tr> </table> <ul style="list-style-type: none"> Main clock oscillator wait control register (MOSCWTCR) <ul style="list-style-type: none"> MOSCWTCR.MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 				b8	—	(Reserved bits)	b12	—	(Reserved bits)	b14	OPE	Output port enable bit	b15	SSBY	Software standby bit
b8	STS[4:0]	Standby timer select bits																														
b12	—	(Reserved bits)																														
b14	OPE	Output port enable bit																														
b15	SSBY	Software standby bit																														
b8	—	(Reserved bits)																														
b12	—	(Reserved bits)																														
b14	OPE	Output port enable bit																														
b15	SSBY	Software standby bit																														
		<ul style="list-style-type: none"> PLL wait control register (PLLWTCR) <table border="1"> <tr><td>b0</td><td>PSTS[4:0]</td><td>PLL waiting time bits</td></tr> <tr><td>b4</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> PLLWTCR.PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles ... 01111b: Waiting time = 4194304 cycles 			b0	PSTS[4:0]	PLL waiting time bits	b4	—	—	<ul style="list-style-type: none"> PLL wait control register (PLLWTCR) <table border="1"> <tr><td>b0</td><td>PSTS[4:0]</td><td>PLL waiting time bits</td></tr> <tr><td>b4</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> PLLWTCR.PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles ... 01111b: Waiting time = 4194304 cycles 				b0	PSTS[4:0]	PLL waiting time bits	b4	—	—												
b0	PSTS[4:0]	PLL waiting time bits																														
b4	—	—																														
b0	PSTS[4:0]	PLL waiting time bits																														
b4	—	—																														
		<ul style="list-style-type: none"> Sub-clock oscillator wait control register (SOSCWTCR) <table border="1"> <tr><td>b0</td><td>SSTS[4:0]</td><td>Subclock oscillator wait time setting bits</td></tr> <tr><td>b4</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> SOSCWTCR.SSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles ... 01111b: Waiting time = 524288 cycles 			b0	SSTS[4:0]	Subclock oscillator wait time setting bits	b4	—	—	<ul style="list-style-type: none"> Sub-clock oscillator wait control register (SOSCWTCR) <table border="1"> <tr><td>b0</td><td>SSTS[4:0]</td><td>Subclock oscillator wait time setting bits</td></tr> <tr><td>b4</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> SOSCWTCR.SSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles ... 01111b: Waiting time = 524288 cycles 				b0	SSTS[4:0]	Subclock oscillator wait time setting bits	b4	—	—												
b0	SSTS[4:0]	Subclock oscillator wait time setting bits																														
b4	—	—																														
b0	SSTS[4:0]	Subclock oscillator wait time setting bits																														
b4	—	—																														

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.5 Differences in Functions and Specifications (5)

Item		RX62N Group			RX63N Group			
Low power consumption functions	Registers/bits	• Module stop control register A (MSTPCRA)	b4	MSTPA 4	8-bit timer 3/2 (unit 1) module stop setting bit	b4	MSTPA 4	8-bit timer 3/2 (unit 1) module stop setting bit
			b5	MSTPA 5	8-bit timer 1/0 (unit 0) module stop setting bit	b5	MSTPA 5	8-bit timer 1/0 (unit 0) module stop setting bit
			b8	MSTPA 8	Multifunction timer pulse unit (unit 1) module stop setting bit	b8	—	(Reserved bit)
			b9	MSTPA 9	Multifunction timer pulse unit (unit 0) module stop setting bit	b9	MSTPA 9	Multifunction timer pulse unit (unit 2) module stop setting bit
			b10	MSTPA10	Programmable pulse generator (unit 1) module stop setting bit	b10	MSTPA10	Programmable pulse generator (unit 1) module stop setting bit
			b11	MSTPA11	Programmable pulse generator (unit 0) module stop setting bit	b11	MSTPA11	Programmable pulse generator (unit 0) module stop setting bit
			b12	—	(Reserved bit)	b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop setting bit
			b13	—	(Reserved bit)	b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop setting bit
			b14	MSTPA14	Compare match timer (unit 1) module stop setting bit	b14	MSTPA14	Compare match timer (unit 1) module stop setting bit
			b15	MSTPA15	Compare match timer (unit 0) module stop setting bit	b15	MSTPA15	Compare match timer (unit 0) module stop setting bit
			b17	MSTPA17	12-bit A/D converter module stop setting bit	b17	MSTPA17	12-bit A/D converter module stop setting bit
			b19	MSTPA19	D/A converter module stop setting bit	b19	MSTPA19	D/A converter module stop setting bit
			b22	MSTPA22	10-bit A/D converter (unit 1) module stop setting bit	b22	—	(Reserved bit)
			b23	MSTPA23	10-bit A/D converter (unit 0) module stop setting bit	b23	MSTPA23	10-bit A/D converter module stop setting bit
			b24	—	(Reserved bit)	b24	MSTPA24	Module stop A24 setting bit
			b27	—	(Reserved bit)	b27	MSTPA27	Module stop A27 setting bit
			b28	MSTPA28	DMA controller/ Data transfer controller module stop setting bit	b28	MSTPA28	DMA controller/ Data transfer controller module stop setting bit
			b29	MSTPA29	EXDMA controller module stop setting bit	b29	MSTPA29	EXDMA controller module stop setting bit
			b31	ACSE	All-module clock stop mode enable bit	b31	ACSE	All-module clock stop mode enable bit

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.6 Differences in Functions and Specifications (6)

Item		RX62N Group			RX63N Group		
Low power consumption functions		<ul style="list-style-type: none"> Module stop control register B (MSTPCR B) 			<ul style="list-style-type: none"> Module stop control register B (MSTPCR B) 		
Registers/bits		b0	MSTPB 0	CAN module stop setting bit	b0	MSTPB 0	CAN module 0 module stop setting bit
		b1	—	(Reserved bit)	b1	MSTPB 1	CAN module 1 module stop setting bit
		b2	—	(Reserved bit)	b2	MSTPB 2	CAN module 2 module stop setting bit
		b4	—	(Reserved bit)	b4	MSTPB 4	Serial communications interface SCId module stop setting bit
		b8	—	(Reserved bit)	b8	MSTPB 8	Temperature sensor module stop setting bit
		b15	MSTPB15	Ethernet controller DMA controller module stop setting bit	b15	MSTPB15	Ethernet controller DMA controller module stop setting bit
		b16	MSTPB16	Serial peripheral interface 1 module stop setting bit	b16	MSTPB16	Serial peripheral interface 1 module stop setting bit
		b17	MSTPB17	Serial peripheral interface 0 module stop setting bit	b17	MSTPB17	Serial peripheral interface 0 module stop setting bit
		b18	MSTPB18	Universal serial bus interface (port 1) module stop setting bit	b18	MSTPB18	Universal serial bus interface (port 1) module stop setting bit
		b19	MSTPB19	Universal serial bus interface (port 0) module stop setting bit	b19	MSTPB19	Universal serial bus interface (port 0) module stop setting bit
		b20	MSTPB20	I ² C bus interface 1 module stop setting bit	b20	MSTPB20	I ² C bus interface 1 module stop setting bit
		b21	MSTPB21	I ² C bus interface 0 module stop setting bit	b21	MSTPB21	I ² C bus interface 0 module stop setting bit
		b23	MSTPB23	CRC calculator module stop setting bit	b23	MSTPB23	CRC calculator module stop setting bit
		b24	—	(Reserved bit)	b24	MSTPB24	Serial communications interface 7 module stop setting bit
		b25	MSTPB25	Serial communications interface 6 module stop setting bit	b25	MSTPB25	Serial communications interface 6 module stop setting bit
		b26	MSTPB26	Serial communications interface 5 module stop setting bit	b26	MSTPB26	Serial communications interface 5 module stop setting bit
		b27	—	(Reserved bit)	b27	MSTPB27	Serial communications interface 4 module stop setting bit
		b28	MSTPB28	Serial communications interface 3 module stop setting bit	b28	MSTPB28	Serial communications interface 3 module stop setting bit
		b29	MSTPB29	Serial communications interface 2 module stop setting bit	b29	MSTPB29	Serial communications interface 2 module stop setting bit
		b30	MSTPB30	Serial communications interface 1 module stop setting bit	b30	MSTPB30	Serial communications interface 1 module stop setting bit
		b31	MSTPB31	Serial communications interface 0 module stop setting bit	b31	MSTPB31	Serial communications interface 0 module stop setting bit

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.7 Differences in Functions and Specifications (7)

Item		RX62N Group			RX63N Group		
Low power consumption functions	Registers/bits	<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) 			<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) 		
		b0	MSTPC 0	RAM0 module stop setting bit	b0	MSTPC 0	RAM0 module stop setting bit
		b1	MSTPC 1	RAM1 module stop setting bit	b1	MSTPC 1	RAM1 module stop setting bit
		b16	—	(Reserved bit)	b16	MSTPC16	I ² C bus interface 3 module stop setting bit
		b17	—	(Reserved bit)	b17	MSTPC17	I ² C bus interface 2 module stop setting bit
		b18	—	(Reserved bit)	b18	MSTPC18	IEBUS module stop setting bit
		b19	—	(Reserved bit)	b19	MSTPC19	Clock frequency accuracy measurement circuit module stop setting bit
		b22	—	(Reserved bit)	b22	MSTPC22	Serial peripheral interface 2 module stop setting bit
		b24	—	(Reserved bit)	b24	MSTPC24	Serial communications interface 11 module stop setting bit
		b25	—	(Reserved bit)	b25	MSTPC25	Serial communications interface 10 module stop setting bit
		b26	—	(Reserved bit)	b26	MSTPC26	Serial communications interface 9 module stop setting bit
		b27	—	(Reserved bit)	b27	MSTPC27	Serial communications interface 8 module stop setting bit
—							
		<ul style="list-style-type: none"> Operating power control register (OPCCR) Sleep mode return clock source switching register (RSTCKCR) 			<ul style="list-style-type: none"> Operating power control register (OPCCR) Sleep mode return clock source switching register (RSTCKCR) 		
		<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) 			<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) 		
		b0	RAMCUTO	On-chip RAM off 0 bit	b0	DEEPCUT [1:0]	Deep cut bits
		b1	—	(Reserved bit)	b1	—	(Reserved bit)
		b4	RAMCUT1	On-chip RAM off 1 bit	b4	—	(Reserved bit)
		b5	RAMCUT2	On-chip RAM off 2 bit	b5	—	(Reserved bit)
		b6	IOKEEP	I/O port retention bit	b6	IOKEEP	I/O port retention bit
		b7	DPSBY	Deep software standby bit	b7	DPSBY	Deep software standby bit
		<ul style="list-style-type: none"> RAMCUT2 to RAMCUTO 000b: Power is supplied to the on-chip RAM (RAM0) and USB resume detecting unit in deep software standby mode. 111b: The above power supply levels are not provided Setting prohibited other than above 			<ul style="list-style-type: none"> DEEPCUT[1:0] 00b: Power is supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. 01b: The above power supply levels are not provided 10b: (Setting prohibited) 11b: Power is not supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. In addition, the LVD is stopped and the low power consumption function of the power-on reset circuit is enabled. 		
		<ul style="list-style-type: none"> Deep standby wait control register (DPSWCR) DPSWCR.WTSTS[5:0] 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 			— (LOCO return)		

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.8 Differences in Functions and Specifications (8)

Item		RX62N Group			RX63N Group																																																		
Registers/ bits		<ul style="list-style-type: none"> Deep standby interrupt enable register (DPSIER) <table border="1"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0 pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1 pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2 pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3 pin enable bit</td></tr> <tr><td>b4</td><td>DLVDE</td><td>LVD deep standby cancel signal enable bit</td></tr> <tr><td>b5</td><td>DRTCE</td><td>RTC deep standby cancel signal enable bit</td></tr> <tr><td>b6</td><td>DUSBE</td><td>USB suspend/resume deep standby cancel signal enable bit</td></tr> <tr><td>b7</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> </table>			b0	DIRQ0E	IRQ0 pin enable bit	b1	DIRQ1E	IRQ1 pin enable bit	b2	DIRQ2E	IRQ2 pin enable bit	b3	DIRQ3E	IRQ3 pin enable bit	b4	DLVDE	LVD deep standby cancel signal enable bit	b5	DRTCE	RTC deep standby cancel signal enable bit	b6	DUSBE	USB suspend/resume deep standby cancel signal enable bit	b7	DNMIE	NMI pin enable bit	<ul style="list-style-type: none"> Deep standby interrupt enable register (DPSIER) <table border="1"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0-DS pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1-DS pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2-DS pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3-DS pin enable bit</td></tr> <tr><td>b4</td><td>DIRQ4E</td><td>IRQ4-DS pin enable bit</td></tr> <tr><td>b5</td><td>DIRQ5E</td><td>IRQ5-DS pin enable bit</td></tr> <tr><td>b6</td><td>DIRQ6E</td><td>IRQ6-DS pin enable bit</td></tr> <tr><td>b7</td><td>DIRQ7E</td><td>IRQ7-DS pin enable bit</td></tr> </table>			b0	DIRQ0E	IRQ0-DS pin enable bit	b1	DIRQ1E	IRQ1-DS pin enable bit	b2	DIRQ2E	IRQ2-DS pin enable bit	b3	DIRQ3E	IRQ3-DS pin enable bit	b4	DIRQ4E	IRQ4-DS pin enable bit	b5	DIRQ5E	IRQ5-DS pin enable bit	b6	DIRQ6E	IRQ6-DS pin enable bit	b7	DIRQ7E	IRQ7-DS pin enable bit
b0	DIRQ0E	IRQ0 pin enable bit																																																					
b1	DIRQ1E	IRQ1 pin enable bit																																																					
b2	DIRQ2E	IRQ2 pin enable bit																																																					
b3	DIRQ3E	IRQ3 pin enable bit																																																					
b4	DLVDE	LVD deep standby cancel signal enable bit																																																					
b5	DRTCE	RTC deep standby cancel signal enable bit																																																					
b6	DUSBE	USB suspend/resume deep standby cancel signal enable bit																																																					
b7	DNMIE	NMI pin enable bit																																																					
b0	DIRQ0E	IRQ0-DS pin enable bit																																																					
b1	DIRQ1E	IRQ1-DS pin enable bit																																																					
b2	DIRQ2E	IRQ2-DS pin enable bit																																																					
b3	DIRQ3E	IRQ3-DS pin enable bit																																																					
b4	DIRQ4E	IRQ4-DS pin enable bit																																																					
b5	DIRQ5E	IRQ5-DS pin enable bit																																																					
b6	DIRQ6E	IRQ6-DS pin enable bit																																																					
b7	DIRQ7E	IRQ7-DS pin enable bit																																																					
—		<ul style="list-style-type: none"> Deep standby interrupt enable register 2 (DPSIER2) <table border="1"> <tr><td>b0</td><td>DLVD1IE</td><td>LVD1 deep standby cancel signal enable bit</td></tr> <tr><td>b1</td><td>DLVD2IE</td><td>LVD2 deep standby cancel signal enable bit</td></tr> <tr><td>b2</td><td>DRTCIIIE</td><td>RTC interval interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b3</td><td>DRTCAIE</td><td>RTC alarm interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b4</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> <tr><td>b5</td><td>DRIICDIE</td><td>SDA2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b6</td><td>DRIICCIE</td><td>SCL2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b7</td><td>DUSBIE</td><td>USB suspend/resume deep standby cancel signal enable bit</td></tr> </table>			b0	DLVD1IE	LVD1 deep standby cancel signal enable bit	b1	DLVD2IE	LVD2 deep standby cancel signal enable bit	b2	DRTCIIIE	RTC interval interrupt deep standby cancel signal enable bit	b3	DRTCAIE	RTC alarm interrupt deep standby cancel signal enable bit	b4	DNMIE	NMI pin enable bit	b5	DRIICDIE	SDA2-DS deep standby cancel signal enable bit	b6	DRIICCIE	SCL2-DS deep standby cancel signal enable bit	b7	DUSBIE	USB suspend/resume deep standby cancel signal enable bit	<ul style="list-style-type: none"> Deep standby interrupt enable register 1 (DPSIER1) Deep standby interrupt enable register 3 (DPSIER3) 																										
b0	DLVD1IE	LVD1 deep standby cancel signal enable bit																																																					
b1	DLVD2IE	LVD2 deep standby cancel signal enable bit																																																					
b2	DRTCIIIE	RTC interval interrupt deep standby cancel signal enable bit																																																					
b3	DRTCAIE	RTC alarm interrupt deep standby cancel signal enable bit																																																					
b4	DNMIE	NMI pin enable bit																																																					
b5	DRIICDIE	SDA2-DS deep standby cancel signal enable bit																																																					
b6	DRIICCIE	SCL2-DS deep standby cancel signal enable bit																																																					
b7	DUSBIE	USB suspend/resume deep standby cancel signal enable bit																																																					
—		<ul style="list-style-type: none"> Deep standby interrupt flag register (DPSIFR) <table border="1"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2 deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3 deep standby cancel flag</td></tr> <tr><td>b4</td><td>DLVDF</td><td>LVD deep standby cancel flag</td></tr> <tr><td>b5</td><td>DRTCF</td><td>RTC deep standby cancel flag</td></tr> <tr><td>b6</td><td>DUSBF</td><td>USB suspend/resume deep standby cancel flag</td></tr> <tr><td>b7</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> </table>			b0	DIRQ0F	IRQ0 deep standby cancel flag	b1	DIRQ1F	IRQ1 deep standby cancel flag	b2	DIRQ2F	IRQ2 deep standby cancel flag	b3	DIRQ3F	IRQ3 deep standby cancel flag	b4	DLVDF	LVD deep standby cancel flag	b5	DRTCF	RTC deep standby cancel flag	b6	DUSBF	USB suspend/resume deep standby cancel flag	b7	DNMIF	NMI deep standby cancel flag	<ul style="list-style-type: none"> Deep standby interrupt flag register 0 (DPSIFR0) <table border="1"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0-DS pin deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1-DS pin deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2-DS pin deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3-DS pin deep standby cancel flag</td></tr> <tr><td>b4</td><td>DIRQ4F</td><td>IRQ4-DS pin deep standby cancel flag</td></tr> <tr><td>b5</td><td>DIRQ5F</td><td>IRQ5-DS pin deep standby cancel flag</td></tr> <tr><td>b6</td><td>DIRQ6F</td><td>IRQ6-DS pin deep standby cancel flag</td></tr> <tr><td>b7</td><td>DIRQ7F</td><td>IRQ7-DS pin deep standby cancel flag</td></tr> </table>			b0	DIRQ0F	IRQ0-DS pin deep standby cancel flag	b1	DIRQ1F	IRQ1-DS pin deep standby cancel flag	b2	DIRQ2F	IRQ2-DS pin deep standby cancel flag	b3	DIRQ3F	IRQ3-DS pin deep standby cancel flag	b4	DIRQ4F	IRQ4-DS pin deep standby cancel flag	b5	DIRQ5F	IRQ5-DS pin deep standby cancel flag	b6	DIRQ6F	IRQ6-DS pin deep standby cancel flag	b7	DIRQ7F	IRQ7-DS pin deep standby cancel flag
b0	DIRQ0F	IRQ0 deep standby cancel flag																																																					
b1	DIRQ1F	IRQ1 deep standby cancel flag																																																					
b2	DIRQ2F	IRQ2 deep standby cancel flag																																																					
b3	DIRQ3F	IRQ3 deep standby cancel flag																																																					
b4	DLVDF	LVD deep standby cancel flag																																																					
b5	DRTCF	RTC deep standby cancel flag																																																					
b6	DUSBF	USB suspend/resume deep standby cancel flag																																																					
b7	DNMIF	NMI deep standby cancel flag																																																					
b0	DIRQ0F	IRQ0-DS pin deep standby cancel flag																																																					
b1	DIRQ1F	IRQ1-DS pin deep standby cancel flag																																																					
b2	DIRQ2F	IRQ2-DS pin deep standby cancel flag																																																					
b3	DIRQ3F	IRQ3-DS pin deep standby cancel flag																																																					
b4	DIRQ4F	IRQ4-DS pin deep standby cancel flag																																																					
b5	DIRQ5F	IRQ5-DS pin deep standby cancel flag																																																					
b6	DIRQ6F	IRQ6-DS pin deep standby cancel flag																																																					
b7	DIRQ7F	IRQ7-DS pin deep standby cancel flag																																																					
—		<ul style="list-style-type: none"> Deep standby interrupt flag register 2 (DPSIFR2) <table border="1"> <tr><td>b0</td><td>DLVD1IF</td><td>LVD1 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DLVD2IF</td><td>LVD2 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DRTCIIIF</td><td>RTC interval interrupt deep standby cancel flag</td></tr> <tr><td>b3</td><td>DRTCAIF</td><td>RTC alarm interrupt deep standby cancel flag</td></tr> <tr><td>b4</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> <tr><td>b5</td><td>DRIICDIF</td><td>SDA2-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DRIICCIF</td><td>SCL2-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DUSBIF</td><td>USB suspend/resume deep standby cancel flag</td></tr> </table>			b0	DLVD1IF	LVD1 deep standby cancel flag	b1	DLVD2IF	LVD2 deep standby cancel flag	b2	DRTCIIIF	RTC interval interrupt deep standby cancel flag	b3	DRTCAIF	RTC alarm interrupt deep standby cancel flag	b4	DNMIF	NMI deep standby cancel flag	b5	DRIICDIF	SDA2-DS deep standby cancel flag	b6	DRIICCIF	SCL2-DS deep standby cancel flag	b7	DUSBIF	USB suspend/resume deep standby cancel flag	<ul style="list-style-type: none"> Deep standby interrupt flag register 1 (DPSIFR1) Deep standby interrupt flag register 3 (DPSIFR3) 																										
b0	DLVD1IF	LVD1 deep standby cancel flag																																																					
b1	DLVD2IF	LVD2 deep standby cancel flag																																																					
b2	DRTCIIIF	RTC interval interrupt deep standby cancel flag																																																					
b3	DRTCAIF	RTC alarm interrupt deep standby cancel flag																																																					
b4	DNMIF	NMI deep standby cancel flag																																																					
b5	DRIICDIF	SDA2-DS deep standby cancel flag																																																					
b6	DRIICCIF	SCL2-DS deep standby cancel flag																																																					
b7	DUSBIF	USB suspend/resume deep standby cancel flag																																																					

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.9 Differences in Functions and Specifications (9)

Item		RX62N Group			RX63N Group																																														
Low power consumption functions	Registers/bits	—			<ul style="list-style-type: none"> Deep standby interrupt flag register 1 (DPSIFR1) Deep standby interrupt flag register 3 (DPSIFR3) 																																														
		<ul style="list-style-type: none"> Deep standby interrupt edge register (DPSIEGR) <table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0 edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1 edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2 edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3 edge select bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> </table>		b0	DIRQ0EG	IRQ0 edge select bit	b1	DIRQ1EG	IRQ1 edge select bit	b2	DIRQ2EG	IRQ2 edge select bit	b3	DIRQ3EG	IRQ3 edge select bit	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIEG	NMI edge select bit	<ul style="list-style-type: none"> Deep standby interrupt edge register 0 (DPSIEGR0) <table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0-DS edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1-DS edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2-DS edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3-DS edge select bit</td></tr> <tr><td>b4</td><td>DIRQ4EG</td><td>IRQ4-DS edge select bit</td></tr> <tr><td>b5</td><td>DIRQ5EG</td><td>IRQ5-DS edge select bit</td></tr> <tr><td>b6</td><td>DIRQ6EG</td><td>IRQ6-DS edge select bit</td></tr> <tr><td>b7</td><td>DIRQ7EG</td><td>IRQ7-DS edge select bit</td></tr> </table>		b0	DIRQ0EG	IRQ0-DS edge select bit	b1	DIRQ1EG	IRQ1-DS edge select bit	b2	DIRQ2EG	IRQ2-DS edge select bit	b3	DIRQ3EG	IRQ3-DS edge select bit	b4	DIRQ4EG	IRQ4-DS edge select bit	b5	DIRQ5EG	IRQ5-DS edge select bit	b6	DIRQ6EG	IRQ6-DS edge select bit	b7
b0	DIRQ0EG	IRQ0 edge select bit																																																	
b1	DIRQ1EG	IRQ1 edge select bit																																																	
b2	DIRQ2EG	IRQ2 edge select bit																																																	
b3	DIRQ3EG	IRQ3 edge select bit																																																	
b4	—	(Reserved bit)																																																	
b5	—	(Reserved bit)																																																	
b6	—	(Reserved bit)																																																	
b7	DNMIEG	NMI edge select bit																																																	
b0	DIRQ0EG	IRQ0-DS edge select bit																																																	
b1	DIRQ1EG	IRQ1-DS edge select bit																																																	
b2	DIRQ2EG	IRQ2-DS edge select bit																																																	
b3	DIRQ3EG	IRQ3-DS edge select bit																																																	
b4	DIRQ4EG	IRQ4-DS edge select bit																																																	
b5	DIRQ5EG	IRQ5-DS edge select bit																																																	
b6	DIRQ6EG	IRQ6-DS edge select bit																																																	
b7	DIRQ7EG	IRQ7-DS edge select bit																																																	
—			<ul style="list-style-type: none"> Deep standby interrupt edge register 2 (DPSIEGR2) <table border="1"> <tr><td>b0</td><td>DLVD1EG</td><td>LVD1 edge select bit</td></tr> <tr><td>b1</td><td>DLVD2EG</td><td>LVD2 edge select bit</td></tr> <tr><td>b4</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> <tr><td>b5</td><td>DRIICDEG</td><td>SDA2-DS edge select bit</td></tr> <tr><td>b6</td><td>DRIICCEG</td><td>SCL2-DS edge select bit</td></tr> </table>		b0	DLVD1EG	LVD1 edge select bit	b1	DLVD2EG	LVD2 edge select bit	b4	DNMIEG	NMI edge select bit	b5	DRIICDEG	SDA2-DS edge select bit	b6	DRIICCEG	SCL2-DS edge select bit																																
b0	DLVD1EG	LVD1 edge select bit																																																	
b1	DLVD2EG	LVD2 edge select bit																																																	
b4	DNMIEG	NMI edge select bit																																																	
b5	DRIICDEG	SDA2-DS edge select bit																																																	
b6	DRIICCEG	SCL2-DS edge select bit																																																	
—			<ul style="list-style-type: none"> Deep standby interrupt edge register 1 (DPSIEGR1) Deep standby interrupt edge register 3 (DPSIEGR3) 																																																
—			<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Battery backup power supplied to</td><td>Sub-clock oscillator</td></tr> <tr><td></td><td>Realtime clock</td></tr> </table>		Battery backup power supplied to	Sub-clock oscillator		Realtime clock																																											
Battery backup power supplied to	Sub-clock oscillator																																																		
	Realtime clock																																																		
Register write protection function	Registers/bits	—			<ul style="list-style-type: none"> Protect register (PRCR) 																																														
Interrupt controller	Functions	<ul style="list-style-type: none"> Peripheral function interrupts <table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>146</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table>			Interrupts	Interrupts from peripheral modules	Sources	146	Interrupt detection	Edge detection/level detection	<ul style="list-style-type: none"> Peripheral function interrupts <table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>187</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table>		Interrupts	Interrupts from peripheral modules	Sources	187	Interrupt detection	Edge detection/level detection																																	
Interrupts	Interrupts from peripheral modules																																																		
Sources	146																																																		
Interrupt detection	Edge detection/level detection																																																		
Interrupts	Interrupts from peripheral modules																																																		
Sources	187																																																		
Interrupt detection	Edge detection/level detection																																																		
—			<ul style="list-style-type: none"> Group function interrupts <table border="1"> <tr><td>Edge detection</td><td>7 (groups 0 to 6)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table>		Edge detection	7 (groups 0 to 6)	Level detection	1 (group 12)																																											
Edge detection	7 (groups 0 to 6)																																																		
Level detection	1 (group 12)																																																		
<ul style="list-style-type: none"> Non-maskable interrupts <table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt Digital filter function: Not Supported</td></tr> <tr><td></td><td>Oscillation stop detection interrupt</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>Voltage-monitoring interrupt</td></tr> <tr><td></td><td>—</td></tr> </table>			Interrupt types	NMI pin interrupt Digital filter function: Not Supported		Oscillation stop detection interrupt		—		—		Voltage-monitoring interrupt		—	<ul style="list-style-type: none"> Unit selection function <table border="1"> <tr><td>Units</td><td>6</td></tr> </table>		Units	6																																	
Interrupt types	NMI pin interrupt Digital filter function: Not Supported																																																		
	Oscillation stop detection interrupt																																																		
	—																																																		
	—																																																		
	Voltage-monitoring interrupt																																																		
	—																																																		
Units	6																																																		
—			<ul style="list-style-type: none"> Non-maskable interrupts <table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt Digital filter function: Supported</td></tr> <tr><td></td><td>Oscillation stop detection interrupt</td></tr> <tr><td></td><td>WDT underflow/ refresh error</td></tr> <tr><td></td><td>IWDT underflow/ refresh error</td></tr> <tr><td></td><td>Voltage-monitoring 1 interrupt</td></tr> <tr><td></td><td>Voltage-monitoring 2 interrupt</td></tr> </table>		Interrupt types	NMI pin interrupt Digital filter function: Supported		Oscillation stop detection interrupt		WDT underflow/ refresh error		IWDT underflow/ refresh error		Voltage-monitoring 1 interrupt		Voltage-monitoring 2 interrupt																																			
Interrupt types	NMI pin interrupt Digital filter function: Supported																																																		
	Oscillation stop detection interrupt																																																		
	WDT underflow/ refresh error																																																		
	IWDT underflow/ refresh error																																																		
	Voltage-monitoring 1 interrupt																																																		
	Voltage-monitoring 2 interrupt																																																		
<ul style="list-style-type: none"> Return from power-down modes <table border="1"> <tr><td>Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>All interrupt sources</td></tr> <tr><td>All-module clock stop mode</td><td>Non-maskable interrupts IRQ0 to IRQ15 interrupts WDT interrupts TMR interrupts USB resume interrupts RTC alarm interrupts</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts IRQ0 to IRQ15 interrupts USB interrupts (USBR) RTC interrupts</td></tr> </table>			Sleep mode	Non-maskable interrupts		All interrupt sources	All-module clock stop mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts WDT interrupts TMR interrupts USB resume interrupts RTC alarm interrupts	Software standby mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts USB interrupts (USBR) RTC interrupts	<ul style="list-style-type: none"> Return from power-down modes <table border="1"> <tr><td>Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>All interrupt sources</td></tr> <tr><td>All-module clock stop mode</td><td>Non-maskable interrupts IRQ0 to IRQ15 interrupts — (WDT: Non-maskable interrupts) TMR interrupts USB resume interrupts RTC alarm/periodic interrupts</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts IRQ0 to IRQ15 interrupts USB resume interrupts RTC alarm/periodic interrupts</td></tr> </table>		Sleep mode	Non-maskable interrupts		All interrupt sources	All-module clock stop mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts — (WDT: Non-maskable interrupts) TMR interrupts USB resume interrupts RTC alarm/periodic interrupts	Software standby mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts USB resume interrupts RTC alarm/periodic interrupts																															
Sleep mode	Non-maskable interrupts																																																		
	All interrupt sources																																																		
All-module clock stop mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts WDT interrupts TMR interrupts USB resume interrupts RTC alarm interrupts																																																		
Software standby mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts USB interrupts (USBR) RTC interrupts																																																		
Sleep mode	Non-maskable interrupts																																																		
	All interrupt sources																																																		
All-module clock stop mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts — (WDT: Non-maskable interrupts) TMR interrupts USB resume interrupts RTC alarm/periodic interrupts																																																		
Software standby mode	Non-maskable interrupts IRQ0 to IRQ15 interrupts USB resume interrupts RTC alarm/periodic interrupts																																																		

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.10 Differences in Functions and Specifications (10)

Item		RX62N Group					RX63N Group				
Interrupt controller		• Vector table (1/4)					• Vector table (1/4)				
		No	Interrupts	Name	DTCER	IPR	No	Interrupts	Name	DTCER	IPR
		0	—	(Reserved)	—	—	0	—	Unconditional trap dedicated	—	—
		1	—	(Reserved)	—	—	1	—	Unconditional trap dedicated	—	—
		2	—	(Reserved)	—	—	2	—	Unconditional trap dedicated	—	—
		3	—	(Reserved)	—	—	3	—	Unconditional trap dedicated	—	—
		4	—	(Reserved)	—	—	4	—	Unconditional trap dedicated	—	—
		5	—	(Reserved)	—	—	5	—	Unconditional trap dedicated	—	—
		6	—	(Reserved)	—	—	6	—	Unconditional trap dedicated	—	—
		7	—	(Reserved)	—	—	7	—	Unconditional trap dedicated	—	—
		8	—	(Reserved)	—	—	8	—	Unconditional trap dedicated	—	—
		9	—	(Reserved)	—	—	9	—	Unconditional trap dedicated	—	—
		10	—	(Reserved)	—	—	10	—	Unconditional trap dedicated	—	—
		11	—	(Reserved)	—	—	11	—	Unconditional trap dedicated	—	—
		12	—	(Reserved)	—	—	12	—	Unconditional trap dedicated	—	—
		13	—	(Reserved)	—	—	13	—	Unconditional trap dedicated	—	—
		14	—	(Reserved)	—	—	14	—	Unconditional trap dedicated	—	—
		15	—	(Reserved)	—	—	15	—	Unconditional trap dedicated	—	—
		16	Bus error	BUSERR	—	00	16	Bus error	BUSERR	—	000
		21	FCU	FIFERR	—	01	21	FCU	FIFERR	—	001
		23		FRDY1		02	23		FRDY1		002
		27	ICU	SWINT	027	03	27	ICU	SWINT	027	003
		28	CMT0	CMI0	028	04	28	CMT0	CMI0	028	004
		29	CMT1	CMI1	029	05	29	CMT1	CMI1	029	005
		30	CMT2	CMI2	030	06	30	CMT2	CMI2	030	006
		31	CMT3	CMI3	031	07	31	CMT3	CMI3	031	007
		32	ETHER	EINT	—	08	32	Ehter	EINT	—	032
		33	—	(Reserved)	—	09	33	USB0	D0FIFO0	033	033
		34	—	(Reserved)	—	0A	34		D1FIFO0	034	034
		35	—	(Reserved)	—	0B	35		USB10	—	035
		36	USB0	D0FIFO0	036	0C	36	USB1	D0FIFO1	036	036
		37		D1FIFO0	037	0D	37		D1FIFO1	037	037
		38		USB10	—	0E	38		USB11	—	038
		39	—	(Reserved)	—	0F	39	RSPI0	SPRI0	039	039
		40	USB1	D0FIFO1	040	10	40		SPTI0	040	
		41		D1FIFO1	041	11	41		SPII0	—	
		42		USB11	—	12	42		SPRI1	042	042
		43	—	(Reserved)	—	13	43		SPTI1	043	
		44	RSPI0	SPEI0	—	14	44		SPII1	—	
		45		SPRI0	045		45	RSPI2	SPRI2	045	045
		46		SPTI0	046		46		SPTI2	046	
		47		SPII0	—		47		SPII2	—	
		48	RSPI1	SPEI1	—	15	48	CAN0	RXF0	—	048
		49		SPRI1	049		49		TXF0	—	
		50		SPTI1	050		50		RXM0	—	
		51		SPII1	—		51		TXM0	—	
		52	—	(Reserved)	—	—	52	CAN1	RXF1	—	052
		53	—	(Reserved)	—	—	53		TXF1	—	
		54	—	(Reserved)	—	—	54		RXM1	—	
		55	—	(Reserved)	—	—	55		TXM1	—	
		56	CAN0	ERS0	—	18	56	CAN2	RXF2	—	056
		57		RXF0	—		57		TXF2	—	
		58		TXF0	—		58		RXM2	—	
		59		RXM0	—		59		TXM2	—	
		60	—	TXM0	—	—	60	—	(Reserved)	—	—
		61	—	(Reserved)	—	1D	61	—	(Reserved)	—	—
		62	RTC	PRD	—	1E	62	RTC	CUP	—	062
		63		CUP	—	1F	63	—	(Reserved)	—	—

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.11 Differences in Functions and Specifications (11)

Item		RX62N Group					RX63N Group						
Interrupt controller	Vector table	• Vector table (2/4)					• Vector table (2/4)						
		No	Interrupts	Name	DTCER	IPR	No	Interrupts	Name	DTCER	IPR		
		64	External pin	IRQ00	064	20		64	ICU	IRQ00	064	064	
		65		IRQ01	065	21		65		IRQ01	065	065	
		66		IRQ02	066	22		66		IRQ02	066	066	
		67		IRQ03	067	23		67		IRQ03	067	067	
		68		IRQ04	068	24		68		IRQ04	068	068	
		69		IRQ05	069	25		69		IRQ05	069	069	
		70		IRQ06	070	26		70		IRQ06	070	070	
		71		IRQ07	071	27		71		IRQ07	071	071	
		72		IRQ08	072	28		72		IRQ08	072	072	
		73		IRQ09	073	29		73		IRQ09	073	073	
		74		IRQ10	074	2A		74		IRQ10	074	074	
		75		IRQ11	075	2B		75		IRQ11	075	075	
		76		IRQ12	076	2C		76		IRQ12	076	076	
		77		IRQ13	077	2D		77		IRQ13	077	077	
		78		IRQ14	078	2E		78		IRQ14	078	078	
		79		IRQ15	079	2F		79		IRQ15	079	079	
		90	USB	USBR0	—	3A	90	USB	USBR0	—	090		
		91		USBR1	—	3B		91		USBR1	—	091	
		92	RTC	ALM	—	3C		92	RTC	ALM	—	092	
		93	—	(Reserved)	—	—		93	PRD	(Reserved)	—	093	
		96	WDT	WOVI	—	40		98	AD	ADI0	098	098	
		98	AD0	ADIO	098	44		99	AD1	(Reserved)	—	—	
		99	AD1	ADI1	099	45		102	S12AD	S12ADI0	102	102	
		102	S12AD	S12ADI0	102	48		106	ICU	GROUP0	—	106	
		106	—	(Reserved)	—	—		107		GROUP1	—	107	
		107	—	(Reserved)	—	—		108		GROUP2	—	108	
		108	—	(Reserved)	—	—		109		GROUP3	—	109	
		109	—	(Reserved)	—	—		110		GROUP4	—	110	
		110	—	(Reserved)	—	—		111		GROUP5	—	111	
		111	—	(Reserved)	—	—		112		GROUP6	—	112	
		112	—	(Reserved)	—	—		114		GROUP12	—	114	
		114	MTU0	TGIA0	114	51	122	115	—	(Reserved)	—	—	
		115		TGB0	115			116	—	(Reserved)	—	—	
		116		TGIC0	116			117	—	(Reserved)	—	—	
		117		TGID0	117			118	—	(Reserved)	—	—	
		118		TCIV0	—	52		119	—	(Reserved)	—	—	
		119		TGIE0	—			120	—	(Reserved)	—	—	
		120		TGIF0	—			121	—	(Reserved)	—	—	
		121	MTU1	TGIA1	121	53		122	SCI12	SCIX0	—	122	
		122		TGIB1	122			123		SCIX1	—		
		123		TCIV1	—	54		124		SCIX2	—		
		124		TCIU1	—			125		SCIX3	—		
		125	MTU2	TGIA2	125	55	126	126	TPU0	TG10A	126	126	
		126		TGIB2	126			127		TG10B	127		
		127		TCIV2	—	56		128		TG10C	128		
		128		TCIU2	—			129		TG10D	129		
		129	MTU3	TGIA3	129	57		130	TPU1	TG11A	130	130	
		130		TGIB3	130			131		TG11B	131		
		131		TGIC3	131			132	TPU2	TG12A	132	132	
		132		TGID3	132			133		TG12B	133		
		133		TCIV3	—	58	134	134	TPU3	TG13A	134	134	
		134	MTU4	TGIA4	134	59		135		TG13B	135		
		135		TGIB4	135			136		TG13C	136		
		136		TGIC4	136			137		TG13D	137		
		137		TGID4	137			138	TPU4	TG14A	138	138	
		138		TCIV4	138	5A		139		TG14B	139		
		139	MTU5	TGIU5	139	5B		140	TPU5	TG15A	140	140	
		140		TGIV5	140			141		TG15B	141		
		141		TG IW5	141								

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.12 Differences in Functions and Specifications (12)

Item		RX62N Group					RX63N Group				
Interrupt controller	Vector table	• Vector table (3/4)					• Vector table (3/4)				
		No	Interrupts	Name	DTCER	IPR	No	Interrupts	Name	DTCER	IPR
Interrupt controller	Vector table	142	MTU6	TGIA6	142	5C	142	TPU6/MTU0	TGIA6/TGIA0	142	142
		143		TGB6	143		143		TGIB6/TGIB0	143	
		144		TGIC6	144		144		TGIC6/TGIC0	144	
		145		TGID6	145		145		TGID6/TGID0	145	
		146		TCIV6	—	5D	—		—/TGIE0	—	146
		147		TGIE6	—		—		—/TGIF0	—	
		148		TGIF6	—		—		—	—	
		149	MTU7	TGIA7	149	5E	—		TG7A/TGIA1	148	148
		150		TGIB7	150		—		TG7B/TGIB1	149	
		151		TCIV7	—		—		TG8A/TGIA2	150	150
		152		TCIU7	—		—		TG8B/TGIB2	151	
Interrupt controller	Vector table	153	MTU8	TGIA8	153	60	—	TPU9/MTU3	TG9A/TGIA3	152	152
		154		TGIB8	154		—		TG9B/TGIB3	153	
		155		TCIV8	—		—		TG9C/TGIC3	154	
		156		TCIU8	—		—		TG9D/TGID3	155	
		157	MTU9	TGIA9	157	62	—		TG10A/TGIA4	156	156
		158		TGIB9	158		—		TG10B/TGIB4	157	
		159		TGIC9	159		—		—/TGIC4	158	
		160		TGID9	160		—		—/TGID4	159	
		161	MTU10	TCIV9	—	63	—	TPU10/MTU4	—/TGIV4	160	160
		162		TGIA10	162		—		—/TGIU5	161	
		163		TGIB10	163		—		—/TGIV5	162	
		164		TGIC10	164		—		—/TGIV5	163	
Interrupt controller	Vector table	165		TGID10	165	64	—		TG11A/—	164	164
		166		TCIV10	166		—		TG11B/—	165	
		167	MTU11	TGIV11	167		—		OE1	—	166
		168		TGW11	168		—		OE2	—	
		169		—	169		—		— (Reserved)	—	
		170	POE	OEI1	—	67	—		— (Reserved)	—	
		171		OEI2	—		—		— (Reserved)	—	
		172		OEI3	—		—		— (Reserved)	—	
		173		OEI4	—		—		— (Reserved)	—	
Interrupt controller	Vector table	174	TMR0	CMIA0	174	68	—	TMR1	CMIA1	173	173
		175		CMIB0	175		—		CMIB1	174	
		176		OVI0	—		—		OVI1	—	
		177	TMR1	CMIA1	177		—		CMIA2	176	176
		178		CMIB1	178		—		CMIB2	177	
		179		OVI1	—		—		OVI2	—	
		180	TMR2	CMIA2	180	6A	—	TMR3	CMIA3	179	179
		181		CMIB2	181		—		CMIB3	180	
		182		OVI2	—		—		OVI3	—	
Interrupt controller	Vector table	183	TMR3	CMIA3	183	6B	—	RIIC0	EEI0	—	182
		184		CMIB3	184		—		RXI0	183	
		185		OVI3	—		—		TXI0	184	
		186	—	(Reserved)	—	—	—	RIIC1	TEI0	—	185
		187	—	(Reserved)	—	—	—		EEI1	—	
		188	—	(Reserved)	—	—	—		RXI1	187	
		189	—	(Reserved)	—	—	—		TXI1	188	
		190	—	(Reserved)	—	—	—	RIIC2	TEI1	—	189
		191	—	(Reserved)	—	—	—		EEI2	—	
		192	—	(Reserved)	—	—	—		RXI2	191	
Interrupt controller	Vector table	193	—	(Reserved)	—	—	—	RIIC3	TXI2	192	192
		194	—	(Reserved)	—	—	—		TEI2	—	
		195	—	(Reserved)	—	—	—		EEI3	—	
		196	—	(Reserved)	—	—	—	DMAC	RXI3	195	195
		197	—	(Reserved)	—	—	—		TXI3	196	
		198	DMACA	DMAC10	198	70	—		TEI3	—	197
		199		DMAC11	199		—		DMAC0I	198	
		200		DMAC12	200		—		DMAC1I	199	
		201		DMAC13	201		—		DMAC2I	200	
Interrupt controller	Vector table	202	EXDMAC	EXDMAC10	202	74	—	DMAC	DMAC3I	201	201
		203		EXDMAC11	203		—		EXDMAC0I	202	
		—	—	—	—	—	—		EXDMAC1I	203	

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.13 Differences in Functions and Specifications (13)

Item		RX62N Group					RX63N Group				
Interrupt controller		• Vector table (4/4)					• Vector table (4/4)				
Vector table		No	Interrupts	Name	DTCER	IPR	No	Interrupts	Name	DTCER	IPR
SCI0		214	SCI0	ERI0	—	80	214	SCI0	RX10	214	214
SCI1		215		RXI0	215		215		TX10	215	
SCI2		216		TXI0	216		216		TE10	—	
SCI3		217		TEI0	—		217	SCI1	RXI1	217	217
SCI5		218	SCI1	ERI1	—	81	218		TXI1	218	
SCI6		219		RXI1	219		219		TEI1	—	
SCI7		220		TXI1	220		220	SCI2	RXI2	220	220
SCI8		221		TEI1	—		221		TXI2	221	
SCI9		222	SCI2	ERI2	—	82	222		TEI2	—	
SCI10		223		RXI2	223		223	SCI3	RXI3	223	223
SCI11		224		TXI2	224		224		TXI3	224	
SCI12		225		TEI2	—		225		TEI3	—	
RIIC0		226	SCI3	ERI3	—	83	226	SCI4	RXI4	226	226
RIIC1		227		RXI3	227		227		TXI4	227	
RIIC0		228		TXI3	228		228		TEI4	—	
RIIC1		229		TEI3	—		229	SCI5	RXI5	229	229
RIIC0		230		(Reserved)	—		230		TXI5	230	
RIIC1		231		(Reserved)	—		231		TEI5	—	
RIIC0		232		(Reserved)	—		232	SCI6	RXI6	232	232
RIIC1		233		(Reserved)	—		233		TXI6	233	
RIIC0		234		ERI5	—	85	234		TEI6	—	
RIIC1		235	SCI5	RXI5	235		235	SCI7	RXI7	235	235
RIIC0		236		TXI5	236		236		TXI7	236	
RIIC1		237		TEI5	—		237		TEI7	—	
RIIC0		238	SCI6	ERI6	—	86	238	SCI8	RXI8	238	238
RIIC1		239		RXI6	239		239		TXI8	239	
RIIC0		240		TXI6	240		240		TEI8	—	
RIIC1		241		TEI6	—		241	SCI9	RXI9	241	241
RIIC0		242		(Reserved)	—		242		TXI9	242	
RIIC1		243		(Reserved)	—		243		TEI9	—	
RIIC0		244		(Reserved)	—		244	SCI10	RXI10	244	244
RIIC1		245		(Reserved)	—		245		TXI10	245	
RIIC0		246		ICEEI0	—	88	246		TEI10	—	
RIIC1		247	RIIC0	ICRXI0	247	89	247	SCI11	RXI11	247	247
RIIC0		248		ICTXI0	248	8A	248		TXI11	248	
RIIC1		249		ICTEI0	—	8B	249		TEI11	—	
RIIC0		250	RIIC1	ICEEI1	—	8C	250	SCI12	RXI12	250	250
RIIC1		251		ICRXI1	251	8D	251		TXI12	251	
RIIC0		252		ICTXI1	252	8E	252		TEI12	—	
RIIC1		253		ICTEI1	—	8F	253	IEB	IEBINT	—	253
RIIC0		254		(Reserved)	—	90	254		(Reserved)	—	
RIIC1		255		(Reserved)	—	91	255		(Reserved)	—	
Registers/bits		• Non-maskable interrupt status register (NMISR)					• Non-maskable interrupt status register (NMISR)				
NMISR		b0	NMIST	NMI status flag			b0	NMIST	NMI status flag		
LV DST		b1	LV DST	Voltage monitoring interrupt status flag			b1	OSTST	Oscillation stop detection interrupt status flag		
OSC ST		b2	OSC ST	Oscillation stop detection interrupt status flag			b2	WDTST	WDT underflow/refresh error status flag		
(Reserved bit)		b3	—	(Reserved bit)			b3	IWDST	IWDT underflow/refresh error status flag		
(Reserved bit)		b4	—	(Reserved bit)			b4	LVD1ST	Voltage monitoring 1 interrupt status flag		
(Reserved bit)		b5	—	(Reserved bit)			b5	LVD2ST	Voltage monitoring 2 interrupt status flag		
NMIER		• Non-maskable interrupt enable register (NMIER)					• Non-maskable interrupt enable register (NMIER)				
NMIE N		b0	NMIE N	NMI pin interrupt enable bit			b0	NMIE N	NMI pin interrupt enable bit		
LV DEN		b1	LV DEN	Voltage monitoring interrupt enable bit			b1	OSTEN	Oscillation stop detection interrupt enable bit		
OSC EN		b2	OSC EN	Oscillation stop detection interrupt enable bit			b2	WDTEN	WDT underflow/refresh error enable bit		
(Reserved bit)		b3	—	(Reserved bit)			b3	IWDTEN	IWDT underflow/refresh error enable bit		
(Reserved bit)		b4	—	(Reserved bit)			b4	LVD1EN	Voltage monitoring 1 interrupt enable bit		
(Reserved bit)		b5	—	(Reserved bit)			b5	LVD2EN	Voltage monitoring 2 interrupt enable bit		

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.14 Differences in Functions and Specifications (14)

Item		RX62N Group			RX63N Group																																																																																																																														
Interrupt controller	Registers/bits	<ul style="list-style-type: none"> Non-maskable interrupt clear register (NMICLR) 			<ul style="list-style-type: none"> Non-maskable interrupt clear register (NMICLR) 																																																																																																																														
		<table border="1"> <tr><td>b0</td><td>NMICLR</td><td>NMI clear bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>OSTCLR</td><td>OST clear bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	NMICLR	NMI clear bit	b1	—	(Reserved bit)	b2	OSTCLR	OST clear bit	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	<table border="1"> <tr><td>b0</td><td>NMICLR</td><td>NMI clear bit</td></tr> <tr><td>b1</td><td>OSTCLR</td><td>OST clear bit</td></tr> <tr><td>b2</td><td>WDTCLR</td><td>WDT clear bit</td></tr> <tr><td>b3</td><td>IWDTCLR</td><td>IWDT clear bit</td></tr> <tr><td>b4</td><td>LVD1CLR</td><td>LVD1 clear bit</td></tr> <tr><td>b5</td><td>LVD2CLR</td><td>LVD2 clear bit</td></tr> </table>			b0	NMICLR	NMI clear bit	b1	OSTCLR	OST clear bit	b2	WDTCLR	WDT clear bit	b3	IWDTCLR	IWDT clear bit	b4	LVD1CLR	LVD1 clear bit	b5	LVD2CLR	LVD2 clear bit																																																																																								
b0	NMICLR	NMI clear bit																																																																																																																																	
b1	—	(Reserved bit)																																																																																																																																	
b2	OSTCLR	OST clear bit																																																																																																																																	
b3	—	(Reserved bit)																																																																																																																																	
b4	—	(Reserved bit)																																																																																																																																	
b5	—	(Reserved bit)																																																																																																																																	
b0	NMICLR	NMI clear bit																																																																																																																																	
b1	OSTCLR	OST clear bit																																																																																																																																	
b2	WDTCLR	WDT clear bit																																																																																																																																	
b3	IWDTCLR	IWDT clear bit																																																																																																																																	
b4	LVD1CLR	LVD1 clear bit																																																																																																																																	
b5	LVD2CLR	LVD2 clear bit																																																																																																																																	
		—			<ul style="list-style-type: none"> NMI pin digital filter enable register (NMIFLTE) NMI pin digital filter setting register (NMIFLTC) IRQ pin digital filter enable register 0 (IRQFLTE0) IRQ pin digital filter enable register 1 (IRQFLTE1) IRQ pin digital filter setting register 0 (IRQFLTC0) IRQ pin digital filter setting register 1 (IRQFLTC1) Group m interrupt source register (GRPm) Group m interrupt enable register (GENm) Group m interrupt clear register (GCRm) Unit selecting register (SEL) 																																																																																																																														
Bus	Functions	<ul style="list-style-type: none"> Bus configuration (on-chip peripheral buses) <table border="1"> <tr><td>On-chip peripheral bus 1</td><td>DMACA, peripheral function</td><td>ICLK</td></tr> <tr><td>On-chip peripheral bus 2</td><td>Peripheral function</td><td>PCLK</td></tr> <tr><td>On-chip peripheral bus 3</td><td>USB</td><td>PCLK</td></tr> <tr><td>On-chip peripheral bus 4</td><td>EDMAC, ETHERC</td><td>ICLK</td></tr> <tr><td>On-chip peripheral bus 5</td><td>Peripheral function</td><td>ICLK</td></tr> <tr><td>On-chip peripheral bus 6</td><td>On-chip ROM, data flash</td><td>PCLK</td></tr> </table>			On-chip peripheral bus 1	DMACA, peripheral function	ICLK	On-chip peripheral bus 2	Peripheral function	PCLK	On-chip peripheral bus 3	USB	PCLK	On-chip peripheral bus 4	EDMAC, ETHERC	ICLK	On-chip peripheral bus 5	Peripheral function	ICLK	On-chip peripheral bus 6	On-chip ROM, data flash	PCLK	<ul style="list-style-type: none"> Bus configuration (on-chip peripheral buses) <table border="1"> <tr><td>On-chip peripheral bus 1</td><td>DTC, DMAC, EXDMAC, interrupt controller, bus error monitoring section</td><td>ICLK</td></tr> <tr><td>On-chip peripheral bus 2</td><td>Peripheral buses other than on-chip peripheral buses 1, 3, 4, and 5</td><td>PCLKB</td></tr> <tr><td>On-chip peripheral bus 3</td><td>USB</td><td>PCLKB</td></tr> <tr><td>On-chip peripheral bus 4</td><td>EDMAC, ETHERC</td><td>PCLKA</td></tr> <tr><td>On-chip peripheral bus 5</td><td>—</td><td>—</td></tr> <tr><td>On-chip peripheral bus 6</td><td>ROM, E2 data flash</td><td>FCLK</td></tr> </table>			On-chip peripheral bus 1	DTC, DMAC, EXDMAC, interrupt controller, bus error monitoring section	ICLK	On-chip peripheral bus 2	Peripheral buses other than on-chip peripheral buses 1, 3, 4, and 5	PCLKB	On-chip peripheral bus 3	USB	PCLKB	On-chip peripheral bus 4	EDMAC, ETHERC	PCLKA	On-chip peripheral bus 5	—	—	On-chip peripheral bus 6	ROM, E2 data flash	FCLK																																																																																								
On-chip peripheral bus 1	DMACA, peripheral function	ICLK																																																																																																																																	
On-chip peripheral bus 2	Peripheral function	PCLK																																																																																																																																	
On-chip peripheral bus 3	USB	PCLK																																																																																																																																	
On-chip peripheral bus 4	EDMAC, ETHERC	ICLK																																																																																																																																	
On-chip peripheral bus 5	Peripheral function	ICLK																																																																																																																																	
On-chip peripheral bus 6	On-chip ROM, data flash	PCLK																																																																																																																																	
On-chip peripheral bus 1	DTC, DMAC, EXDMAC, interrupt controller, bus error monitoring section	ICLK																																																																																																																																	
On-chip peripheral bus 2	Peripheral buses other than on-chip peripheral buses 1, 3, 4, and 5	PCLKB																																																																																																																																	
On-chip peripheral bus 3	USB	PCLKB																																																																																																																																	
On-chip peripheral bus 4	EDMAC, ETHERC	PCLKA																																																																																																																																	
On-chip peripheral bus 5	—	—																																																																																																																																	
On-chip peripheral bus 6	ROM, E2 data flash	FCLK																																																																																																																																	
		<ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <tr><th rowspan="2">Address</th><th colspan="2">On-chip ROM mode</th></tr> <tr><th>Enabled</th><th>Disabled</th></tr> <tr><td>0000 0000h to 0007 FFFFh</td><td>—</td><td></td></tr> <tr><td>0008 0000h to 0009 0FFFh</td><td>—</td><td></td></tr> <tr><td>0009 1000h to 0009 FFFFh</td><td>○</td><td></td></tr> <tr><td>000A 0000h to 000A 00Ffh</td><td>—</td><td></td></tr> <tr><td>000A 0100h to 000A 01FFh</td><td>○</td><td></td></tr> <tr><td>000A 0200h to 000A 02FFh</td><td>—</td><td></td></tr> <tr><td>000A 0300h to 000A 03FFh</td><td>○</td><td></td></tr> <tr><td>000A 0400h to 000A 041Fh</td><td>—</td><td></td></tr> <tr><td>000A 0420h to 000B FFFFh</td><td>○</td><td></td></tr> <tr><td>000C 0000h to 000C 043Fh</td><td>—</td><td></td></tr> <tr><td>000C 0440h to 000D FFFFh</td><td>○</td><td></td></tr> <tr><td>000E 0000h to 000F FFFFh</td><td>○</td><td></td></tr> <tr><td>0010 0000h to 0011 FFFFh</td><td>—</td><td>○</td></tr> <tr><td>0012 0000h to 007F 7FFFh</td><td>○</td><td></td></tr> <tr><td>007F 8000h to 007F 9FFFh</td><td>—</td><td></td></tr> <tr><td>007F A000h to 007F BFFFh</td><td>○</td><td></td></tr> <tr><td>007F C000h to 007F C4FFh</td><td>—</td><td></td></tr> <tr><td>007F C500h to 007F FBFFh</td><td>○</td><td></td></tr> <tr><td>007F FC00h to 007F FFFFh</td><td>—</td><td></td></tr> <tr><td>0080 0000h to 00DF FFFFh</td><td>—</td><td></td></tr> <tr><td>00E0 0000h to 00FF FFFFh</td><td>—</td><td></td></tr> <tr><td>0100 0000h to 07FF FFFFh</td><td colspan="2">[IA]</td></tr> <tr><td>0800 0000h to 0FFF FFFFh</td><td colspan="2">[IA]</td></tr> <tr><td>1000 0000h to 7FFF FFFFh</td><td colspan="2">○</td></tr> <tr><td>8000 0000h to FEFF FFFFh</td><td>—</td><td>○</td></tr> <tr><td>FF00 0000h to FFFF FFFFh</td><td>—</td><td>[IA]</td></tr> </table>			Address	On-chip ROM mode		Enabled	Disabled	0000 0000h to 0007 FFFFh	—		0008 0000h to 0009 0FFFh	—		0009 1000h to 0009 FFFFh	○		000A 0000h to 000A 00Ffh	—		000A 0100h to 000A 01FFh	○		000A 0200h to 000A 02FFh	—		000A 0300h to 000A 03FFh	○		000A 0400h to 000A 041Fh	—		000A 0420h to 000B FFFFh	○		000C 0000h to 000C 043Fh	—		000C 0440h to 000D FFFFh	○		000E 0000h to 000F FFFFh	○		0010 0000h to 0011 FFFFh	—	○	0012 0000h to 007F 7FFFh	○		007F 8000h to 007F 9FFFh	—		007F A000h to 007F BFFFh	○		007F C000h to 007F C4FFh	—		007F C500h to 007F FBFFh	○		007F FC00h to 007F FFFFh	—		0080 0000h to 00DF FFFFh	—		00E0 0000h to 00FF FFFFh	—		0100 0000h to 07FF FFFFh	[IA]		0800 0000h to 0FFF FFFFh	[IA]		1000 0000h to 7FFF FFFFh	○		8000 0000h to FEFF FFFFh	—	○	FF00 0000h to FFFF FFFFh	—	[IA]	<ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <tr><th rowspan="2">Address</th><th colspan="2">On-chip ROM mode</th></tr> <tr><th>Enabled</th><th>Disabled</th></tr> <tr><td>0000 0000h to 0007 FFFFh</td><td>—</td><td></td></tr> <tr><td>0008 0000h to 0008 7FFFh</td><td>—</td><td></td></tr> <tr><td>0008 8000h to 0009 FFFFh</td><td>△</td><td></td></tr> <tr><td>000A 0000h to 000B FFFFh</td><td>△</td><td></td></tr> <tr><td>000C 0000h to 000D FFFFh</td><td>△</td><td></td></tr> <tr><td>000E 0000h to 000F FFFFh</td><td>—</td><td></td></tr> <tr><td>0010 0000h to 00FF FFFFh</td><td>△</td><td>○</td></tr> <tr><td>0100 0000h to 07FF FFFFh</td><td colspan="2">[IA]</td></tr> <tr><td>0800 0000h to 0FFF FFFFh</td><td colspan="2">[IA]</td></tr> <tr><td>1000 0000h to 7FFF FFFFh</td><td colspan="2">○</td></tr> <tr><td>8000 0000h to FEFF FFFFh</td><td>—</td><td>○</td></tr> <tr><td>FF00 0000h to FFFF FFFFh</td><td>—</td><td>[IA]</td></tr> </table>			Address	On-chip ROM mode		Enabled	Disabled	0000 0000h to 0007 FFFFh	—		0008 0000h to 0008 7FFFh	—		0008 8000h to 0009 FFFFh	△		000A 0000h to 000B FFFFh	△		000C 0000h to 000D FFFFh	△		000E 0000h to 000F FFFFh	—		0010 0000h to 00FF FFFFh	△	○	0100 0000h to 07FF FFFFh	[IA]		0800 0000h to 0FFF FFFFh	[IA]		1000 0000h to 7FFF FFFFh	○		8000 0000h to FEFF FFFFh	—	○	FF00 0000h to FFFF FFFFh	—	[IA]
Address	On-chip ROM mode																																																																																																																																		
	Enabled	Disabled																																																																																																																																	
0000 0000h to 0007 FFFFh	—																																																																																																																																		
0008 0000h to 0009 0FFFh	—																																																																																																																																		
0009 1000h to 0009 FFFFh	○																																																																																																																																		
000A 0000h to 000A 00Ffh	—																																																																																																																																		
000A 0100h to 000A 01FFh	○																																																																																																																																		
000A 0200h to 000A 02FFh	—																																																																																																																																		
000A 0300h to 000A 03FFh	○																																																																																																																																		
000A 0400h to 000A 041Fh	—																																																																																																																																		
000A 0420h to 000B FFFFh	○																																																																																																																																		
000C 0000h to 000C 043Fh	—																																																																																																																																		
000C 0440h to 000D FFFFh	○																																																																																																																																		
000E 0000h to 000F FFFFh	○																																																																																																																																		
0010 0000h to 0011 FFFFh	—	○																																																																																																																																	
0012 0000h to 007F 7FFFh	○																																																																																																																																		
007F 8000h to 007F 9FFFh	—																																																																																																																																		
007F A000h to 007F BFFFh	○																																																																																																																																		
007F C000h to 007F C4FFh	—																																																																																																																																		
007F C500h to 007F FBFFh	○																																																																																																																																		
007F FC00h to 007F FFFFh	—																																																																																																																																		
0080 0000h to 00DF FFFFh	—																																																																																																																																		
00E0 0000h to 00FF FFFFh	—																																																																																																																																		
0100 0000h to 07FF FFFFh	[IA]																																																																																																																																		
0800 0000h to 0FFF FFFFh	[IA]																																																																																																																																		
1000 0000h to 7FFF FFFFh	○																																																																																																																																		
8000 0000h to FEFF FFFFh	—	○																																																																																																																																	
FF00 0000h to FFFF FFFFh	—	[IA]																																																																																																																																	
Address	On-chip ROM mode																																																																																																																																		
	Enabled	Disabled																																																																																																																																	
0000 0000h to 0007 FFFFh	—																																																																																																																																		
0008 0000h to 0008 7FFFh	—																																																																																																																																		
0008 8000h to 0009 FFFFh	△																																																																																																																																		
000A 0000h to 000B FFFFh	△																																																																																																																																		
000C 0000h to 000D FFFFh	△																																																																																																																																		
000E 0000h to 000F FFFFh	—																																																																																																																																		
0010 0000h to 00FF FFFFh	△	○																																																																																																																																	
0100 0000h to 07FF FFFFh	[IA]																																																																																																																																		
0800 0000h to 0FFF FFFFh	[IA]																																																																																																																																		
1000 0000h to 7FFF FFFFh	○																																																																																																																																		
8000 0000h to FEFF FFFFh	—	○																																																																																																																																	
FF00 0000h to FFFF FFFFh	—	[IA]																																																																																																																																	
		—			<ul style="list-style-type: none"> Multiplexed bus function 																																																																																																																														

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.15 Differences in Functions and Specifications (15)

Item		RX62N Group			RX63N Group																																																																																																			
Bus	Registers/ bits	<ul style="list-style-type: none"> CSn control register (CSnCR) <table border="1"> <tr><td>b0</td><td>EXENB</td><td>Operation enable bit</td></tr> <tr><td>b4</td><td>BSIZE[1:0]</td><td>External bus width select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b8</td><td>EMODE</td><td>Endian mode bit</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	EXENB	Operation enable bit	b4	BSIZE[1:0]	External bus width select bits	b5			b8	EMODE	Endian mode bit	b12	—	(Reserved bit)	<ul style="list-style-type: none"> CSn control register (CSnCR) <table border="1"> <tr><td>b0</td><td>EXENB</td><td>Operation enable bit</td></tr> <tr><td>b4</td><td>BSIZE[1:0]</td><td>External bus width select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b8</td><td>EMODE</td><td>Endian mode bit</td></tr> <tr><td>b12</td><td>MPXEN</td><td>Address/data multiplexed I/O interface select bit</td></tr> </table>				b0	EXENB	Operation enable bit	b4	BSIZE[1:0]	External bus width select bits	b5			b8	EMODE	Endian mode bit	b12	MPXEN	Address/data multiplexed I/O interface select bit																																																																		
b0	EXENB	Operation enable bit																																																																																																						
b4	BSIZE[1:0]	External bus width select bits																																																																																																						
b5																																																																																																								
b8	EMODE	Endian mode bit																																																																																																						
b12	—	(Reserved bit)																																																																																																						
b0	EXENB	Operation enable bit																																																																																																						
b4	BSIZE[1:0]	External bus width select bits																																																																																																						
b5																																																																																																								
b8	EMODE	Endian mode bit																																																																																																						
b12	MPXEN	Address/data multiplexed I/O interface select bit																																																																																																						
—			<ul style="list-style-type: none"> CS recovery cycle insertion enable register (CSRECEN) 																																																																																																					
DMA controller	Registers/ bits	<ul style="list-style-type: none"> CSn wait control register 2 (CSnWCR2) <table border="1"> <tr><td>b0</td><td>CSROFF</td><td>Read-access CS extension cycle select bits</td></tr> <tr><td>b2</td><td>[2:0]</td><td></td></tr> <tr><td>b4</td><td>CSWOFF</td><td>Write-access CS extension cycle select bits</td></tr> <tr><td>b5</td><td>[2:0]</td><td></td></tr> <tr><td>b8</td><td>WDOFF</td><td>Write data output extension cycle select bits</td></tr> <tr><td>b10</td><td>[2:0]</td><td></td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b16</td><td>RDON[2:0]</td><td>RD assert wait select bits</td></tr> <tr><td>b18</td><td></td><td></td></tr> <tr><td>b20</td><td>WRON[2:0]</td><td>WR assert wait select bits</td></tr> <tr><td>b22</td><td></td><td></td></tr> <tr><td>b24</td><td>WDON[2:0]</td><td>Write data output wait select bits</td></tr> <tr><td>b26</td><td></td><td></td></tr> <tr><td>b28</td><td>CSON[2:0]</td><td>CS assert wait select bits</td></tr> <tr><td>b30</td><td></td><td></td></tr> </table>			b0	CSROFF	Read-access CS extension cycle select bits	b2	[2:0]		b4	CSWOFF	Write-access CS extension cycle select bits	b5	[2:0]		b8	WDOFF	Write data output extension cycle select bits	b10	[2:0]		b12	—	(Reserved bits)	b13			b16	RDON[2:0]	RD assert wait select bits	b18			b20	WRON[2:0]	WR assert wait select bits	b22			b24	WDON[2:0]	Write data output wait select bits	b26			b28	CSON[2:0]	CS assert wait select bits	b30			<ul style="list-style-type: none"> CSn wait control register 2 (CSnWCR2) <table border="1"> <tr><td>b0</td><td>CSROFF</td><td>Read-access CS extension cycle select bits</td></tr> <tr><td>b2</td><td>[2:0]</td><td></td></tr> <tr><td>b4</td><td>CSWOFF</td><td>Write-access CS extension cycle select bits</td></tr> <tr><td>b5</td><td>[2:0]</td><td></td></tr> <tr><td>b8</td><td>WDOFF</td><td>Write data output extension cycle select bits</td></tr> <tr><td>b10</td><td>[2:0]</td><td></td></tr> <tr><td>b12</td><td>AWAIT[1:0]</td><td>Address cycle wait select bits</td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b16</td><td>RDON[2:0]</td><td>RD assert wait select bits</td></tr> <tr><td>b18</td><td></td><td></td></tr> <tr><td>b20</td><td>WRON[2:0]</td><td>WR assert wait select bits</td></tr> <tr><td>b22</td><td></td><td></td></tr> <tr><td>b24</td><td>WDON[2:0]</td><td>Write data output wait select bits</td></tr> <tr><td>b26</td><td></td><td></td></tr> <tr><td>b28</td><td>CSON[2:0]</td><td>CS assert wait select bits</td></tr> <tr><td>b30</td><td></td><td></td></tr> </table>				b0	CSROFF	Read-access CS extension cycle select bits	b2	[2:0]		b4	CSWOFF	Write-access CS extension cycle select bits	b5	[2:0]		b8	WDOFF	Write data output extension cycle select bits	b10	[2:0]		b12	AWAIT[1:0]	Address cycle wait select bits	b13			b16	RDON[2:0]	RD assert wait select bits	b18			b20	WRON[2:0]	WR assert wait select bits	b22			b24	WDON[2:0]	Write data output wait select bits	b26			b28	CSON[2:0]	CS assert wait select bits	b30		
b0	CSROFF	Read-access CS extension cycle select bits																																																																																																						
b2	[2:0]																																																																																																							
b4	CSWOFF	Write-access CS extension cycle select bits																																																																																																						
b5	[2:0]																																																																																																							
b8	WDOFF	Write data output extension cycle select bits																																																																																																						
b10	[2:0]																																																																																																							
b12	—	(Reserved bits)																																																																																																						
b13																																																																																																								
b16	RDON[2:0]	RD assert wait select bits																																																																																																						
b18																																																																																																								
b20	WRON[2:0]	WR assert wait select bits																																																																																																						
b22																																																																																																								
b24	WDON[2:0]	Write data output wait select bits																																																																																																						
b26																																																																																																								
b28	CSON[2:0]	CS assert wait select bits																																																																																																						
b30																																																																																																								
b0	CSROFF	Read-access CS extension cycle select bits																																																																																																						
b2	[2:0]																																																																																																							
b4	CSWOFF	Write-access CS extension cycle select bits																																																																																																						
b5	[2:0]																																																																																																							
b8	WDOFF	Write data output extension cycle select bits																																																																																																						
b10	[2:0]																																																																																																							
b12	AWAIT[1:0]	Address cycle wait select bits																																																																																																						
b13																																																																																																								
b16	RDON[2:0]	RD assert wait select bits																																																																																																						
b18																																																																																																								
b20	WRON[2:0]	WR assert wait select bits																																																																																																						
b22																																																																																																								
b24	WDON[2:0]	Write data output wait select bits																																																																																																						
b26																																																																																																								
b28	CSON[2:0]	CS assert wait select bits																																																																																																						
b30																																																																																																								
—			<ul style="list-style-type: none"> Bus priority control register (BUSPRI) 																																																																																																					
EXDMA controller	Registers/ bits	<ul style="list-style-type: none"> DMA control register A (DMCRA) <table border="1"> <tr><td>Block transfer mode</td><td>Transfer count</td><td>1 to 1023</td></tr> <tr><td colspan="3">• 000h setting prohibited</td></tr> </table>			Block transfer mode	Transfer count	1 to 1023	• 000h setting prohibited			<ul style="list-style-type: none"> DMA control register A (DMCRA) <table border="1"> <tr><td>Block transfer mode</td><td>Transfer count</td><td>1 to 1024</td></tr> <tr><td colspan="3">• No limitations</td></tr> </table>				Block transfer mode	Transfer count	1 to 1024	• No limitations																																																																																						
Block transfer mode	Transfer count	1 to 1023																																																																																																						
• 000h setting prohibited																																																																																																								
Block transfer mode	Transfer count	1 to 1024																																																																																																						
• No limitations																																																																																																								
<ul style="list-style-type: none"> DMA control register B (DMCRB) Set to 3FFh for normal transfer mode. 			<ul style="list-style-type: none"> DMA control register B (DMCRB) The DMCRB register is not used in normal transfer mode. The set value is invalid. 																																																																																																					
EXDMA controller	Registers/ bits	<ul style="list-style-type: none"> Transfer source address extension repeat area overflow interrupt enable bit (DMINT/SARIE) None listed 			<ul style="list-style-type: none"> Transfer source address extension repeat area overflow interrupt enable bit (DMINT/SARIE) When the DMACr.DMCNT.DTE bit for the channel whose transfer was completed by an interrupt is set to 1, it becomes possible to start the transfer again from the transfer complete state. 																																																																																																			
		<ul style="list-style-type: none"> DMACA module activation register (DMAST) To perform DMA transfers, the application should set the DMST bit to 1 and then set the DMCNT.DTE bit for each channel used to 1. 			<ul style="list-style-type: none"> DMACA module activation register (DMAST) It is possible to set multiple channels to the transfer request acceptance enabled state by setting the DMST bit is set to 1 after the DMACr.DMCNT.DTE bits for multiple channels have been set to 1 (DMAC start enabled). Also, if the DMST bit is set to 0 during DMA operation, DMA operation will be temporarily stopped after the data transfer for the one transfer request that is executing has completed. In this state, it is possible to perform DMA transfers consecutively by setting the DMST bit to 1 again. 																																																																																																			
EXDMA controller	Registers/ bits	<ul style="list-style-type: none"> EXDMA transfer count register (EDMCRA) <table border="1"> <tr><td>Repeated transfer mode</td><td>Transfer count</td><td>1 to 1023</td></tr> <tr><td>Block transfer mode</td><td>Transfer count</td><td>1 to 1023</td></tr> <tr><td>Cluster transfer mode</td><td>Cluster size</td><td>1 to 7</td></tr> <tr><td colspan="3">• 000h setting prohibited</td></tr> </table>			Repeated transfer mode	Transfer count	1 to 1023	Block transfer mode	Transfer count	1 to 1023	Cluster transfer mode	Cluster size	1 to 7	• 000h setting prohibited			<ul style="list-style-type: none"> EXDMA transfer count register (EDMCRA) <table border="1"> <tr><td>Repeated transfer mode</td><td>Transfer count</td><td>1 to 1024</td><td>1024</td></tr> <tr><td>Block transfer mode</td><td>Transfer count</td><td>1 to 1024</td><td>1024</td></tr> <tr><td>Cluster transfer mode</td><td>Cluster size</td><td>1 to 8</td><td>1024</td></tr> <tr><td colspan="3">• No limitations</td></tr> </table>				Repeated transfer mode	Transfer count	1 to 1024	1024	Block transfer mode	Transfer count	1 to 1024	1024	Cluster transfer mode	Cluster size	1 to 8	1024	• No limitations																																																																							
Repeated transfer mode	Transfer count	1 to 1023																																																																																																						
Block transfer mode	Transfer count	1 to 1023																																																																																																						
Cluster transfer mode	Cluster size	1 to 7																																																																																																						
• 000h setting prohibited																																																																																																								
Repeated transfer mode	Transfer count	1 to 1024	1024																																																																																																					
Block transfer mode	Transfer count	1 to 1024	1024																																																																																																					
Cluster transfer mode	Cluster size	1 to 8	1024																																																																																																					
• No limitations																																																																																																								
<ul style="list-style-type: none"> EXDMA block transfer count register (EDMCRB) Set to 3FFh for normal transfer mode. 			<ul style="list-style-type: none"> EXDMA block transfer count register (EDMCRB) The EDMCRB register is not used in normal transfer mode. The set value is invalid. 																																																																																																					
EXDMA controller	Registers/ bits	<ul style="list-style-type: none"> Transfer request selection bits (EDMTMD.DCTG[1:0]) 11b: DMA transfer request from a peripheral module (MTU1 compare match) 			<ul style="list-style-type: none"> Transfer request selection bits (EDMTMD.DCTG[1:0]) 11b: DMA transfer request from a peripheral module (MTU1 or TPU7 compare match) 																																																																																																			
		<ul style="list-style-type: none"> EXDAM output settings register (EDMOMD) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>DACKW</td><td>EDACKn pin negate wait bit</td></tr> <tr><td>b2</td><td>DACKE</td><td>EDACKn pin output enable bit</td></tr> <tr><td>b3</td><td>DACKS</td><td>EDACKn pin polarity setting bit</td></tr> </table>			b0	—	(Reserved bit)	b1	DACKW	EDACKn pin negate wait bit	b2	DACKE	EDACKn pin output enable bit	b3	DACKS	EDACKn pin polarity setting bit	<ul style="list-style-type: none"> EXDAM output settings register (EDMOMD) <table border="1"> <tr><td>b0</td><td>DACKSEL</td><td>EDACKn pin toggle selection bit</td></tr> <tr><td>b1</td><td>DACKW</td><td>EDACKn pin negate wait bit</td></tr> <tr><td>b2</td><td>DACKE</td><td>EDACKn pin output enable bit</td></tr> <tr><td>b3</td><td>DACKS</td><td>EDACKn pin polarity setting bit</td></tr> </table>				b0	DACKSEL	EDACKn pin toggle selection bit	b1	DACKW	EDACKn pin negate wait bit	b2	DACKE	EDACKn pin output enable bit	b3	DACKS	EDACKn pin polarity setting bit																																																																								
b0	—	(Reserved bit)																																																																																																						
b1	DACKW	EDACKn pin negate wait bit																																																																																																						
b2	DACKE	EDACKn pin output enable bit																																																																																																						
b3	DACKS	EDACKn pin polarity setting bit																																																																																																						
b0	DACKSEL	EDACKn pin toggle selection bit																																																																																																						
b1	DACKW	EDACKn pin negate wait bit																																																																																																						
b2	DACKE	EDACKn pin output enable bit																																																																																																						
b3	DACKS	EDACKn pin polarity setting bit																																																																																																						

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.16 Differences in Functions and Specifications (16)

Item		RX62N Group	RX63N Group																																																												
DTC controller	Registers/bits	<ul style="list-style-type: none"> DTC transfer count register A (CRA) <table border="1"> <tr> <td>Block transfer mode</td> <td>Transfer count</td> <td>1 to 255</td> </tr> <tr> <td colspan="3">• 00h setting prohibited</td> </tr> </table> DTC transfer count register B (CRB) <ul style="list-style-type: none"> This register must be set to FFFFh in normal transfer mode and in repeat transfer mode. 16.3 Sources of Activation <ul style="list-style-type: none"> None listed The setting from section 16.9.3, Interrupt controller DTC startup enable register (ICU.DTCERi) <ul style="list-style-type: none"> The DTC startup enable registers (ICU.DTCERi registers, where i = interrupt vector number) may only be set when the DTCST.DTCST bit is 0 (DTC module stopped). 	Block transfer mode	Transfer count	1 to 255	• 00h setting prohibited			<ul style="list-style-type: none"> DTC transfer count register A (CRA) <table border="1"> <tr> <td>Block transfer mode</td> <td>Transfer count</td> <td>1 to 256</td> </tr> <tr> <td colspan="3">• No limitations.</td> </tr> </table> DTC transfer count register B (CRB) <ul style="list-style-type: none"> The CRB register is not used in normal transfer mode and in repeat transfer mode. The set value is invalid. 20.3 Sources of Activation <ul style="list-style-type: none"> Once the DTC acknowledges a startup request, (omitted) the highest priority request is acknowledged. The setting from section 20.9.3, Interrupt controller DTC startup enable register (ICU.DTCERn) <ul style="list-style-type: none"> None listed 	Block transfer mode	Transfer count	1 to 256	• No limitations.																																																		
Block transfer mode	Transfer count	1 to 255																																																													
• 00h setting prohibited																																																															
Block transfer mode	Transfer count	1 to 256																																																													
• No limitations.																																																															
I/O port	Functions	<p>—</p> <ul style="list-style-type: none"> Handling of unused pins <table border="1"> <tr> <th>Pin Name</th> <th>Handling</th> </tr> <tr> <td>Ports 0 to 9 Ports A to E</td> <td> <ul style="list-style-type: none"> Each such pin must be connected through a resistor to either VCC (pulled up) or VSS (pulled down). Pins may also be left open in the state where the corresponding PORTn.ICR register is set to its initial value (input buffer disabled).^{*1} </td> </tr> </table> <p>Note: 1. Do not change the corresponding PORTn.ICR register from its initial value. Through currents may flow if the register's value is changed.</p> 	Pin Name	Handling	Ports 0 to 9 Ports A to E	<ul style="list-style-type: none"> Each such pin must be connected through a resistor to either VCC (pulled up) or VSS (pulled down). Pins may also be left open in the state where the corresponding PORTn.ICR register is set to its initial value (input buffer disabled).^{*1} 	<ul style="list-style-type: none"> Overview <ul style="list-style-type: none"> The 64-pin and 48-pin products each provide port switching register A (PSRA) and port switching register B (PSRB), which allow PORTC to be used as an 8-bit port by switching the general-purpose I/O functions of certain pins. Handling of unused pins <table border="1"> <tr> <th>Pin Name</th> <th>Handling</th> </tr> <tr> <td>Ports 0 to 9 Ports A to G Port J</td> <td> <ul style="list-style-type: none"> Each such pin must be set to input (the corresponding PORTn.PDR bit set to 0) and must be connected through a resistor to either VCC (pulled up) or VSS (pulled down).^{*1} Pins may also be set to output (the corresponding PORTn.PDR bit set to 1) and left open.^{*2} </td> </tr> </table> <p>Notes: 1. Set the corresponding PORTn.PMR bit to 0 and set the corresponding PmnPFS.ISEL and ASEL bits to 0.</p> <p>2. When an unused pin is set to output and left open, the port will be in the input state from the point when a reset is cleared until the port goes to the input state. As a result the pin voltage level will be unstable during the period it is in the input state and power supply current drain may increase during this period.</p> 	Pin Name	Handling	Ports 0 to 9 Ports A to G Port J	<ul style="list-style-type: none"> Each such pin must be set to input (the corresponding PORTn.PDR bit set to 0) and must be connected through a resistor to either VCC (pulled up) or VSS (pulled down).^{*1} Pins may also be set to output (the corresponding PORTn.PDR bit set to 1) and left open.^{*2} 																																																				
Pin Name	Handling																																																														
Ports 0 to 9 Ports A to E	<ul style="list-style-type: none"> Each such pin must be connected through a resistor to either VCC (pulled up) or VSS (pulled down). Pins may also be left open in the state where the corresponding PORTn.ICR register is set to its initial value (input buffer disabled).^{*1} 																																																														
Pin Name	Handling																																																														
Ports 0 to 9 Ports A to G Port J	<ul style="list-style-type: none"> Each such pin must be set to input (the corresponding PORTn.PDR bit set to 0) and must be connected through a resistor to either VCC (pulled up) or VSS (pulled down).^{*1} Pins may also be set to output (the corresponding PORTn.PDR bit set to 1) and left open.^{*2} 																																																														
	Registers/bits	<ul style="list-style-type: none"> Data direction register (DDR) Data register (DR) Port register (PORT) Input buffer control register (ICR) Open drain control register (ODR) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pn0 output type select bit</td> </tr> <tr> <td>b1</td> <td>B1</td> <td>Pn1 output type select bit</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pn2 output type select bit</td> </tr> <tr> <td>b3</td> <td>B3</td> <td>Pn3 output type select bit</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pn4 output type select bit</td> </tr> <tr> <td>b5</td> <td>B5</td> <td>Pn5 output type select bit</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pn6 output type select bit</td> </tr> <tr> <td>b7</td> <td>B7</td> <td>Pn7 output type select bit</td> </tr> </table> Pull-up resistor control register (PCR) <p>—</p> <p>—</p> <p>—</p> 	b0	B0	Pn0 output type select bit	b1	B1	Pn1 output type select bit	b2	B2	Pn2 output type select bit	b3	B3	Pn3 output type select bit	b4	B4	Pn4 output type select bit	b5	B5	Pn5 output type select bit	b6	B6	Pn6 output type select bit	b7	B7	Pn7 output type select bit	<ul style="list-style-type: none"> Port direction register (PDR) Port output data register (PODR) Port input data register (PIDR) Port mode register (PMR) Open drain control register 0 (ODR0) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pm0 output type select bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pm1 output type select bit</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pm2 output type select bit</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pm3 output type select bit</td> </tr> <tr> <td>b7</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> Open drain control register 1 (ODR1) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pm4 output type select bit</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pm5 output type select bit</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pm6 output type select bit</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pm7 output type select bit</td> </tr> </table> Pull-up control register (PCR) Driving ability control register (DSCR) Port switching register A (PSRA) Port switching register B (PSRB) 	b0	B0	Pm0 output type select bit	b1	—	(Reserved bit)	b2	B2	Pm1 output type select bit	b3	—	(Reserved bit)	b4	B4	Pm2 output type select bit	b5	—	(Reserved bit)	b6	B6	Pm3 output type select bit	b7	—	(Reserved bit)	b0	B0	Pm4 output type select bit	b2	B2	Pm5 output type select bit	b4	B4	Pm6 output type select bit	b6	B6	Pm7 output type select bit
b0	B0	Pn0 output type select bit																																																													
b1	B1	Pn1 output type select bit																																																													
b2	B2	Pn2 output type select bit																																																													
b3	B3	Pn3 output type select bit																																																													
b4	B4	Pn4 output type select bit																																																													
b5	B5	Pn5 output type select bit																																																													
b6	B6	Pn6 output type select bit																																																													
b7	B7	Pn7 output type select bit																																																													
b0	B0	Pm0 output type select bit																																																													
b1	—	(Reserved bit)																																																													
b2	B2	Pm1 output type select bit																																																													
b3	—	(Reserved bit)																																																													
b4	B4	Pm2 output type select bit																																																													
b5	—	(Reserved bit)																																																													
b6	B6	Pm3 output type select bit																																																													
b7	—	(Reserved bit)																																																													
b0	B0	Pm4 output type select bit																																																													
b2	B2	Pm5 output type select bit																																																													
b4	B4	Pm6 output type select bit																																																													
b6	B6	Pm7 output type select bit																																																													

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.17 Differences in Functions and Specifications (17)

Item		RX62N Group	RX63N Group
I/O port	Registers/bits	<ul style="list-style-type: none"> • Port function control register 0 (PF0CSE) • Port function control register 1 (PF1CSS) • Port function control register 2 (PF2CSS) • Port function control register 3 (PF3BUS) • Port function control register 4 (PF4BUS) • Port function control register 5 (PF5BUS) • Port function control register 6 (PF6BUS) • Port function control register 7 (PF7DMA) • Port function control register 8 (PF8IRQ) • Port function control register 9 (PF9IRQ) • Port function control register A (PFAADC) • Port function control register B (PFBTMR) • Port function control register C (PFCMTU) • Port function control register D (PFDMTU) • Port function control register E (PFENET) • Port function control register F (PFFSCI) • Port function control register G (PFGSPI) • Port function control register H (PFHSPI) • Port function control register J (PFJCAN) • Port function control register K (PFKUSB) • Port function control register L (PFLUSB) • Port function control register M (PFMPOE) • Port function control register N (PFNPOE) 	—
Multi-function pin controller	Registers/bits	—	<ul style="list-style-type: none"> • Write-protect register (PWPR) • P0n pin function control register (P0nPFS) • P1n pin function control register (P1nPFS) • P2n pin function control register (P2nPFS) • P3n pin function control register (P3nPFS) • P4n pin function control register (P4nPFS) • P5n pin function control register (P5nPFS) • P6n pin function control register (P6nPFS) • P7n pin function control register (P7nPFS) • P8n pin function control register (P8nPFS) • P9n pin function control register (P9nPFS) • PA_n pin function control register (PA_nPFS) • PB_n pin function control register (PB_nPFS) • PC_n pin function control register (PC_nPFS) • PD_n pin function control register (PD_nPFS) • PE_n pin function control register (PE_nPFS) • PF_n pin function control register (PF_nPFS) • PJ3 pin function control register (PJ3PFS) • CS output enable register (PFCSE) • CS output pin select register 0 (PFCSS0) • CS output pin select register 1 (PFCSS1) • Address output enable register 0 (PFAOE0) • Address output enable register 1 (PFAOE1) • External bus control register 0 (PFBCR0) • External bus control register 1 (PFBCR1) • Ethernet control register (PFENET) • USB0 control register (PFUSB0) • USB1 control register (PFUSB1)

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.18 Differences in Functions and Specifications (18)

Item		RX62N Group			RX63N Group																										
Multi-function timer pulse unit 2	Units	<ul style="list-style-type: none"> Two units [MTU0 to MTU5, MTU6 to MTU11] 			<ul style="list-style-type: none"> One unit [MTU0 to MTU5] 																										
	Registers/bits	—			<ul style="list-style-type: none"> Noise filter control register (NFCR) 																										
	Functions				<ul style="list-style-type: none"> Usage Notes 																										
Port output enable 2	Registers/bits	<ul style="list-style-type: none"> Input level control/status register 2 (ICSR2) Output level control/status register 2 (OCSR2) Input level control/status register 3 (ICSR3) 			—																										
		<table border="1"> <tr><td>b0</td><td>POE8M [1:0]</td><td>POE8 mode select bits</td></tr> <tr><td>b1</td><td>PIE3</td><td>Port interrupt enable 3 bit</td></tr> <tr><td>b9</td><td>POE8E</td><td>POE8 high-impedance enable bit</td></tr> <tr><td>b12</td><td>POE8F</td><td>POE8 flag</td></tr> </table>			b0	POE8M [1:0]	POE8 mode select bits	b1	PIE3	Port interrupt enable 3 bit	b9	POE8E	POE8 high-impedance enable bit	b12	POE8F	POE8 flag	<table border="1"> <tr><td>b0</td><td>POE8M [1:0]</td><td>POE8 mode select bits</td></tr> <tr><td>b1</td><td>PIE2</td><td>Port interrupt enable 2 bit</td></tr> <tr><td>b9</td><td>POE8E</td><td>POE8 high-impedance enable bit</td></tr> <tr><td>b12</td><td>POE8F</td><td>POE8 flag</td></tr> </table>		b0	POE8M [1:0]	POE8 mode select bits	b1	PIE2	Port interrupt enable 2 bit	b9	POE8E	POE8 high-impedance enable bit	b12	POE8F	POE8 flag	
b0	POE8M [1:0]	POE8 mode select bits																													
b1	PIE3	Port interrupt enable 3 bit																													
b9	POE8E	POE8 high-impedance enable bit																													
b12	POE8F	POE8 flag																													
b0	POE8M [1:0]	POE8 mode select bits																													
b1	PIE2	Port interrupt enable 2 bit																													
b9	POE8E	POE8 high-impedance enable bit																													
b12	POE8F	POE8 flag																													
<ul style="list-style-type: none"> Input level control/status register 4 (ICSR4) Software port output enable register (SPOER) 			—																												
<table border="1"> <tr><td>b0</td><td>CH34HIZ</td><td>MTU3 and MTU4 output high-impedance enable bit</td></tr> <tr><td>b1</td><td>CH0HIZ</td><td>MTU0 output high-impedance enable bit</td></tr> <tr><td>b2</td><td>CH910HIZ</td><td>MTU9 and MTU10 output high-impedance enable bit</td></tr> <tr><td>b3</td><td>CH6HIZ</td><td>MTU6 output high-impedance enable bit</td></tr> </table>			b0	CH34HIZ	MTU3 and MTU4 output high-impedance enable bit	b1	CH0HIZ	MTU0 output high-impedance enable bit	b2	CH910HIZ	MTU9 and MTU10 output high-impedance enable bit	b3	CH6HIZ	MTU6 output high-impedance enable bit	<ul style="list-style-type: none"> Software port output enable register (SPOER) 																
b0	CH34HIZ	MTU3 and MTU4 output high-impedance enable bit																													
b1	CH0HIZ	MTU0 output high-impedance enable bit																													
b2	CH910HIZ	MTU9 and MTU10 output high-impedance enable bit																													
b3	CH6HIZ	MTU6 output high-impedance enable bit																													
<ul style="list-style-type: none"> Port output enable control register 1 (POECR1) 			<table border="1"> <tr><td>b0</td><td>PE0ZE</td><td>MTIOC0A high-impedance enable bit</td></tr> <tr><td>b1</td><td>PE1ZE</td><td>MTIOC0B high-impedance enable bit</td></tr> <tr><td>b2</td><td>PE2ZE</td><td>MTIOC0C high-impedance enable bit</td></tr> <tr><td>b3</td><td>PE3ZE</td><td>MTIOC0D high-impedance enable bit</td></tr> <tr><td>b4</td><td>PE4ZE</td><td>MTIOC6A high-impedance enable bit</td></tr> <tr><td>b5</td><td>PE5ZE</td><td>MTIOC6B high-impedance enable bit</td></tr> <tr><td>b6</td><td>PE6ZE</td><td>MTIOC6C high-impedance enable bit</td></tr> <tr><td>b7</td><td>PE7ZE</td><td>MTIOC6D high-impedance enable bit</td></tr> </table>		b0	PE0ZE	MTIOC0A high-impedance enable bit	b1	PE1ZE	MTIOC0B high-impedance enable bit	b2	PE2ZE	MTIOC0C high-impedance enable bit	b3	PE3ZE	MTIOC0D high-impedance enable bit	b4	PE4ZE	MTIOC6A high-impedance enable bit	b5	PE5ZE	MTIOC6B high-impedance enable bit	b6	PE6ZE	MTIOC6C high-impedance enable bit	b7	PE7ZE	MTIOC6D high-impedance enable bit			
b0	PE0ZE	MTIOC0A high-impedance enable bit																													
b1	PE1ZE	MTIOC0B high-impedance enable bit																													
b2	PE2ZE	MTIOC0C high-impedance enable bit																													
b3	PE3ZE	MTIOC0D high-impedance enable bit																													
b4	PE4ZE	MTIOC6A high-impedance enable bit																													
b5	PE5ZE	MTIOC6B high-impedance enable bit																													
b6	PE6ZE	MTIOC6C high-impedance enable bit																													
b7	PE7ZE	MTIOC6D high-impedance enable bit																													
<ul style="list-style-type: none"> Port output enable control register 2 (POECR2) 			<table border="1"> <tr><td>b4</td><td>P6CZE</td><td>MTU port 6 high-impedance enable bit</td></tr> <tr><td>b5</td><td>P5CZE</td><td>MTU port 5 high-impedance enable bit</td></tr> <tr><td>b6</td><td>P4CZE</td><td>MTU port 4 high-impedance enable bit</td></tr> <tr><td>b8</td><td>P3CZEB</td><td>MTU port 3 high-impedance enable B bit</td></tr> <tr><td>b9</td><td>P2CZEB</td><td>MTU port 2 high-impedance enable B bit</td></tr> <tr><td>b10</td><td>P1CZEB</td><td>MTU port 1 high-impedance enable B bit</td></tr> <tr><td>b12</td><td>P3CZEA</td><td>MTU port 3 high-impedance enable A bit</td></tr> <tr><td>b13</td><td>P2CZEA</td><td>MTU port 2 high-impedance enable A bit</td></tr> <tr><td>b14</td><td>P1CZEA</td><td>MTU port 1 high-impedance enable A bit</td></tr> </table>		b4	P6CZE	MTU port 6 high-impedance enable bit	b5	P5CZE	MTU port 5 high-impedance enable bit	b6	P4CZE	MTU port 4 high-impedance enable bit	b8	P3CZEB	MTU port 3 high-impedance enable B bit	b9	P2CZEB	MTU port 2 high-impedance enable B bit	b10	P1CZEB	MTU port 1 high-impedance enable B bit	b12	P3CZEA	MTU port 3 high-impedance enable A bit	b13	P2CZEA	MTU port 2 high-impedance enable A bit	b14	P1CZEA	MTU port 1 high-impedance enable A bit
b4	P6CZE	MTU port 6 high-impedance enable bit																													
b5	P5CZE	MTU port 5 high-impedance enable bit																													
b6	P4CZE	MTU port 4 high-impedance enable bit																													
b8	P3CZEB	MTU port 3 high-impedance enable B bit																													
b9	P2CZEB	MTU port 2 high-impedance enable B bit																													
b10	P1CZEB	MTU port 1 high-impedance enable B bit																													
b12	P3CZEA	MTU port 3 high-impedance enable A bit																													
b13	P2CZEA	MTU port 2 high-impedance enable A bit																													
b14	P1CZEA	MTU port 1 high-impedance enable A bit																													
—			<ul style="list-style-type: none"> Port output enable control register 1 (POECR1) 																												
			<table border="1"> <tr><td>b0</td><td>PE0ZE</td><td>MTIOC0A high-impedance enable bit</td></tr> <tr><td>b1</td><td>PE1ZE</td><td>MTIOC0B high-impedance enable bit</td></tr> <tr><td>b2</td><td>PE2ZE</td><td>MTIOC0C high-impedance enable bit</td></tr> <tr><td>b3</td><td>PE3ZE</td><td>MTIOC0D high-impedance enable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table>		b0	PE0ZE	MTIOC0A high-impedance enable bit	b1	PE1ZE	MTIOC0B high-impedance enable bit	b2	PE2ZE	MTIOC0C high-impedance enable bit	b3	PE3ZE	MTIOC0D high-impedance enable bit	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	—	(Reserved bit)			
b0	PE0ZE	MTIOC0A high-impedance enable bit																													
b1	PE1ZE	MTIOC0B high-impedance enable bit																													
b2	PE2ZE	MTIOC0C high-impedance enable bit																													
b3	PE3ZE	MTIOC0D high-impedance enable bit																													
b4	—	(Reserved bit)																													
b5	—	(Reserved bit)																													
b6	—	(Reserved bit)																													
b7	—	(Reserved bit)																													
			<ul style="list-style-type: none"> Port output enable control register 2 (POECR2) 																												
			<table border="1"> <tr><td>b4</td><td>P3CZEA</td><td>MTU port 3 high-impedance enable bit</td></tr> <tr><td>b5</td><td>P2CZEA</td><td>MTU port 2 high-impedance enable bit</td></tr> <tr><td>b6</td><td>P1CZEA</td><td>MTU port 1 high-impedance enable bit</td></tr> </table>		b4	P3CZEA	MTU port 3 high-impedance enable bit	b5	P2CZEA	MTU port 2 high-impedance enable bit	b6	P1CZEA	MTU port 1 high-impedance enable bit																		
b4	P3CZEA	MTU port 3 high-impedance enable bit																													
b5	P2CZEA	MTU port 2 high-impedance enable bit																													
b6	P1CZEA	MTU port 1 high-impedance enable bit																													
			<ul style="list-style-type: none"> Input level control/status register 3 (ICSR3) 																												

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.19 Differences in Functions and Specifications (19)

Item		RX62N Group	RX63N Group																																																																																										
16-bit timer pulse unit	Registers/bits	—	<ul style="list-style-type: none"> Timer control register (TCR) Timer mode register (TMDR) Timer I/O control registers (TIORH, TIORL, TIOR) Timer interrupt enable register (TIER) Timer status register (TSR) Timer counter (TCNT) Timer general registers A to D (TGRA to TGRD) Timer start register (TSTR) Timer synchronous register (TSYR) Noise filter control register (NFCR) 																																																																																										
Programmable pulse generator	Registers/bits	<ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <table border="1"> <tr> <td>b0</td> <td>PTRSL</td> <td>PPG trigger select bit</td> </tr> </table> <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: The PPG1 trigger is selected for MTU0 to MTU3 1: The PPG1 trigger is selected for MTU6 to MTU9 PPG output control register (PCR) <table border="1"> <tr> <td>b0</td> <td>G0CMS [1:0]</td> <td>Group 4 compare match selection bits</td> </tr> <tr> <td>b1</td> <td>G1CMS [1:0]</td> <td>Group 5 compare match selection bits</td> </tr> <tr> <td>b2</td> <td>G2CMS [1:0]</td> <td>Group 6 compare match selection bits</td> </tr> <tr> <td>b3</td> <td>G3CMS [1:0]</td> <td>Group 7 compare match selection bits</td> </tr> <tr> <td>b4</td> <td>G0CMS [1:0]</td> <td>Group 4 compare match selection bits</td> </tr> <tr> <td>b5</td> <td>G1CMS [1:0]</td> <td>Group 5 compare match selection bits</td> </tr> <tr> <td>b6</td> <td>G2CMS [1:0]</td> <td>Group 6 compare match selection bits</td> </tr> <tr> <td>b7</td> <td>G3CMS [1:0]</td> <td>Group 7 compare match selection bits</td> </tr> </table> <ul style="list-style-type: none"> PPG1.PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. 00b: Compare match in MTU6 01b: Compare match in MTU7 10b: Compare match in MTU8 11b: Compare match in MTU9 PPG output mode register (PMR) <table border="1"> <tr> <td>b0</td> <td>G0NOV</td> <td>Group 4 non-overlap bit</td> </tr> <tr> <td>b1</td> <td>G1NOV</td> <td>Group 5 non-overlap bit</td> </tr> <tr> <td>b2</td> <td>G2NOV</td> <td>Group 6 non-overlap bit</td> </tr> <tr> <td>b3</td> <td>G3NOV</td> <td>Group 7 non-overlap bit</td> </tr> <tr> <td>b4</td> <td>G0INV</td> <td>Group 4 output polarity inversion bit</td> </tr> <tr> <td>b5</td> <td>G1INV</td> <td>Group 5 output polarity inversion bit</td> </tr> <tr> <td>b6</td> <td>G2INV</td> <td>Group 6 output polarity inversion bit</td> </tr> <tr> <td>b7</td> <td>G3INV</td> <td>Group 7 output polarity inversion bit</td> </tr> </table> <ul style="list-style-type: none"> PPG1.PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) 	b0	PTRSL	PPG trigger select bit	b0	G0CMS [1:0]	Group 4 compare match selection bits	b1	G1CMS [1:0]	Group 5 compare match selection bits	b2	G2CMS [1:0]	Group 6 compare match selection bits	b3	G3CMS [1:0]	Group 7 compare match selection bits	b4	G0CMS [1:0]	Group 4 compare match selection bits	b5	G1CMS [1:0]	Group 5 compare match selection bits	b6	G2CMS [1:0]	Group 6 compare match selection bits	b7	G3CMS [1:0]	Group 7 compare match selection bits	b0	G0NOV	Group 4 non-overlap bit	b1	G1NOV	Group 5 non-overlap bit	b2	G2NOV	Group 6 non-overlap bit	b3	G3NOV	Group 7 non-overlap bit	b4	G0INV	Group 4 output polarity inversion bit	b5	G1INV	Group 5 output polarity inversion bit	b6	G2INV	Group 6 output polarity inversion bit	b7	G3INV	Group 7 output polarity inversion bit	<ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <table border="1"> <tr> <td>b0</td> <td>PTRSL</td> <td>PPG trigger select bit</td> </tr> </table> <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: The PPG1 trigger is selected for MTU0 to MTU3 1: The PPG1 trigger is selected for TPU0 to TPU3 PPG output control register (PCR) <table border="1"> <tr> <td>b0</td> <td>G0CMS [1:0]</td> <td>Group 4 compare match selection bits</td> </tr> <tr> <td>b1</td> <td>G1CMS [1:0]</td> <td>Group 5 compare match selection bits</td> </tr> <tr> <td>b2</td> <td>G2CMS [1:0]</td> <td>Group 6 compare match selection bits</td> </tr> <tr> <td>b3</td> <td>G3CMS [1:0]</td> <td>Group 7 compare match selection bits</td> </tr> </table> <ul style="list-style-type: none"> PPG1.PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 PPG output mode register (PMR) <table border="1"> <tr> <td>b0</td> <td>G0NOV</td> <td>Group 4 non-overlap bit</td> </tr> <tr> <td>b1</td> <td>G1NOV</td> <td>Group 5 non-overlap bit</td> </tr> <tr> <td>b2</td> <td>G2NOV</td> <td>Group 6 non-overlap bit</td> </tr> <tr> <td>b3</td> <td>G3NOV</td> <td>Group 7 non-overlap bit</td> </tr> <tr> <td>b4</td> <td>G0INV</td> <td>Group 4 output polarity inversion bit</td> </tr> <tr> <td>b5</td> <td>G1INV</td> <td>Group 5 output polarity inversion bit</td> </tr> <tr> <td>b6</td> <td>G2INV</td> <td>Group 6 output polarity inversion bit</td> </tr> <tr> <td>b7</td> <td>G3INV</td> <td>Group 7 output polarity inversion bit</td> </tr> </table> <ul style="list-style-type: none"> PPG1.PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation (Output values updated on compare match A in the selected TPUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected TPUn) 	b0	PTRSL	PPG trigger select bit	b0	G0CMS [1:0]	Group 4 compare match selection bits	b1	G1CMS [1:0]	Group 5 compare match selection bits	b2	G2CMS [1:0]	Group 6 compare match selection bits	b3	G3CMS [1:0]	Group 7 compare match selection bits	b0	G0NOV	Group 4 non-overlap bit	b1	G1NOV	Group 5 non-overlap bit	b2	G2NOV	Group 6 non-overlap bit	b3	G3NOV	Group 7 non-overlap bit	b4	G0INV	Group 4 output polarity inversion bit	b5	G1INV	Group 5 output polarity inversion bit	b6	G2INV	Group 6 output polarity inversion bit	b7	G3INV	Group 7 output polarity inversion bit
b0	PTRSL	PPG trigger select bit																																																																																											
b0	G0CMS [1:0]	Group 4 compare match selection bits																																																																																											
b1	G1CMS [1:0]	Group 5 compare match selection bits																																																																																											
b2	G2CMS [1:0]	Group 6 compare match selection bits																																																																																											
b3	G3CMS [1:0]	Group 7 compare match selection bits																																																																																											
b4	G0CMS [1:0]	Group 4 compare match selection bits																																																																																											
b5	G1CMS [1:0]	Group 5 compare match selection bits																																																																																											
b6	G2CMS [1:0]	Group 6 compare match selection bits																																																																																											
b7	G3CMS [1:0]	Group 7 compare match selection bits																																																																																											
b0	G0NOV	Group 4 non-overlap bit																																																																																											
b1	G1NOV	Group 5 non-overlap bit																																																																																											
b2	G2NOV	Group 6 non-overlap bit																																																																																											
b3	G3NOV	Group 7 non-overlap bit																																																																																											
b4	G0INV	Group 4 output polarity inversion bit																																																																																											
b5	G1INV	Group 5 output polarity inversion bit																																																																																											
b6	G2INV	Group 6 output polarity inversion bit																																																																																											
b7	G3INV	Group 7 output polarity inversion bit																																																																																											
b0	PTRSL	PPG trigger select bit																																																																																											
b0	G0CMS [1:0]	Group 4 compare match selection bits																																																																																											
b1	G1CMS [1:0]	Group 5 compare match selection bits																																																																																											
b2	G2CMS [1:0]	Group 6 compare match selection bits																																																																																											
b3	G3CMS [1:0]	Group 7 compare match selection bits																																																																																											
b0	G0NOV	Group 4 non-overlap bit																																																																																											
b1	G1NOV	Group 5 non-overlap bit																																																																																											
b2	G2NOV	Group 6 non-overlap bit																																																																																											
b3	G3NOV	Group 7 non-overlap bit																																																																																											
b4	G0INV	Group 4 output polarity inversion bit																																																																																											
b5	G1INV	Group 5 output polarity inversion bit																																																																																											
b6	G2INV	Group 6 output polarity inversion bit																																																																																											
b7	G3INV	Group 7 output polarity inversion bit																																																																																											

Table 2.20 Differences in Functions and Specifications (20)

Item		RX62N Group			RX63N Group																																																
Realtime clock	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Count source</td><td>Dedicated RTC clock (32.768 kHz)</td></tr> <tr> <td></td><td>—</td></tr> <tr> <td>Clock/calendar function</td><td> Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. — </td></tr> <tr> <td>Start/stop function</td><td></td></tr> <tr> <td>30-second adjustment function</td><td></td></tr> <tr> <td>Automatic leap year correction function</td><td></td></tr> <tr> <td>1 Hz clock output</td><td></td></tr> <tr> <td>—</td><td>—</td></tr> <tr> <td>Interrupts</td><td> Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm. </td></tr> <tr> <td>—</td><td>—</td></tr> </table>			Count source	Dedicated RTC clock (32.768 kHz)		—	Clock/calendar function	Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. —	Start/stop function		30-second adjustment function		Automatic leap year correction function		1 Hz clock output		—	—	Interrupts	Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm.	—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Count source^{*1}</td><td>Dedicated RTC clock (32.768 kHz)</td></tr> <tr> <td></td><td>Main clock (EXTAL)</td></tr> <tr> <td>Clock/calendar function</td><td> Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. 12/24 hour mode switching function Start/stop function 30-second adjustment function Automatic leap year correction function 1 Hz clock output Clock error correction function </td></tr> <tr> <td>Interrupts</td><td> Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm or periodic interrupt. </td></tr> <tr> <td>Time capture function</td><td>The time can be captured by three event inputs.</td></tr> </table>			Count source ^{*1}	Dedicated RTC clock (32.768 kHz)		Main clock (EXTAL)	Clock/calendar function	Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. 12/24 hour mode switching function Start/stop function 30-second adjustment function Automatic leap year correction function 1 Hz clock output Clock error correction function	Interrupts	Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm or periodic interrupt.	Time capture function	The time can be captured by three event inputs.																
Count source	Dedicated RTC clock (32.768 kHz)																																																				
	—																																																				
Clock/calendar function	Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. —																																																				
Start/stop function																																																					
30-second adjustment function																																																					
Automatic leap year correction function																																																					
1 Hz clock output																																																					
—	—																																																				
Interrupts	Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm.																																																				
—	—																																																				
Count source ^{*1}	Dedicated RTC clock (32.768 kHz)																																																				
	Main clock (EXTAL)																																																				
Clock/calendar function	Counts the year, month, day, day of week, hour, minute, and seconds and displays them in BCD. Displays the 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, and 64 Hz states in binary. 12/24 hour mode switching function Start/stop function 30-second adjustment function Automatic leap year correction function 1 Hz clock output Clock error correction function																																																				
Interrupts	Alarm interrupt (ALM) Periodic interrupt (PRD) Carry interrupt (CUP) Software standby mode and deep software standby mode can be cleared by an alarm or periodic interrupt.																																																				
Time capture function	The time can be captured by three event inputs.																																																				
Note: 1. The count source must be set so that (peripheral module clock frequency) ≥ (count source clock frequency).																																																					
Registers/bits	<ul style="list-style-type: none"> Hour counter (RHRCNT) <table border="1"> <tr> <td>b0</td><td>HOUR1 [3:0]</td><td>Hour ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>HOUR10 [1:0]</td><td>Hour tens position count bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b6</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	HOUR1 [3:0]	Hour ones position count bits	b3			b4	HOUR10 [1:0]	Hour tens position count bits	b5			b6	—	(Reserved bit)	<ul style="list-style-type: none"> Hour counter (RHRCNT) <table border="1"> <tr> <td>b0</td><td>HR1[3:0]</td><td>Hour ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>HR10[1:0]</td><td>Hour tens position count bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b6</td><td>PM</td><td>PM bit</td></tr> </table>			b0	HR1[3:0]	Hour ones position count bits	b3			b4	HR10[1:0]	Hour tens position count bits	b5			b6	PM	PM bit																	
b0	HOUR1 [3:0]	Hour ones position count bits																																																			
b3																																																					
b4	HOUR10 [1:0]	Hour tens position count bits																																																			
b5																																																					
b6	—	(Reserved bit)																																																			
b0	HR1[3:0]	Hour ones position count bits																																																			
b3																																																					
b4	HR10[1:0]	Hour tens position count bits																																																			
b5																																																					
b6	PM	PM bit																																																			
<ul style="list-style-type: none"> Day-of-week counter (RWCNT) <table border="1"> <tr> <td>b0</td><td>DAY[2:0]</td><td>Day of the week count bits</td></tr> <tr> <td>b2</td><td></td><td></td></tr> </table>			b0	DAY[2:0]	Day of the week count bits	b2			<ul style="list-style-type: none"> Day-of-week counter (RWCNT) <table border="1"> <tr> <td>b0</td><td>DAYW[2:0]</td><td>Day of the week count bits</td></tr> <tr> <td>b2</td><td></td><td></td></tr> </table>			b0	DAYW[2:0]	Day of the week count bits	b2																																						
b0	DAY[2:0]	Day of the week count bits																																																			
b2																																																					
b0	DAYW[2:0]	Day of the week count bits																																																			
b2																																																					
<ul style="list-style-type: none"> Date counter (RDAYCNT) <table border="1"> <tr> <td>b0</td><td>DAY1[3:0]</td><td>Day ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b5</td><td>DAY10[1:0]</td><td>Day tens position count bits</td></tr> <tr> <td>b4</td><td></td><td></td></tr> </table>			b0	DAY1[3:0]	Day ones position count bits	b3			b5	DAY10[1:0]	Day tens position count bits	b4			<ul style="list-style-type: none"> Date counter (RDAYCNT) <table border="1"> <tr> <td>b0</td><td>DATE1[3:0]</td><td>Day ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b5</td><td>DATE10 [1:0]</td><td>Day tens position count bits</td></tr> <tr> <td>b4</td><td></td><td></td></tr> </table>			b0	DATE1[3:0]	Day ones position count bits	b3			b5	DATE10 [1:0]	Day tens position count bits	b4																										
b0	DAY1[3:0]	Day ones position count bits																																																			
b3																																																					
b5	DAY10[1:0]	Day tens position count bits																																																			
b4																																																					
b0	DATE1[3:0]	Day ones position count bits																																																			
b3																																																					
b5	DATE10 [1:0]	Day tens position count bits																																																			
b4																																																					
<ul style="list-style-type: none"> Year counter (RYRCNT) <table border="1"> <tr> <td>b0</td><td>YEAR1 [3:0]</td><td>Year ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>YEAR10 [3:0]</td><td>Year tens position count bits</td></tr> <tr> <td>b7</td><td></td><td></td></tr> <tr> <td>b8</td><td>YEAR100 [3:0]</td><td>Year one-hundred position count bits</td></tr> <tr> <td>b11</td><td></td><td></td></tr> <tr> <td>b12</td><td>YEAR1000 [3:0]</td><td>Year one-thousand position count bits</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table>			b0	YEAR1 [3:0]	Year ones position count bits	b3			b4	YEAR10 [3:0]	Year tens position count bits	b7			b8	YEAR100 [3:0]	Year one-hundred position count bits	b11			b12	YEAR1000 [3:0]	Year one-thousand position count bits	b15			<ul style="list-style-type: none"> Year counter (RYRCNT) <table border="1"> <tr> <td>b0</td><td>YR1[3:0]</td><td>Year ones position count bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>YR10[3:0]</td><td>Year tens position count bits</td></tr> <tr> <td>b7</td><td></td><td></td></tr> <tr> <td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b11</td><td></td><td></td></tr> <tr> <td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table>			b0	YR1[3:0]	Year ones position count bits	b3			b4	YR10[3:0]	Year tens position count bits	b7			b8	—	(Reserved bits)	b11			b12	—	(Reserved bits)	b15		
b0	YEAR1 [3:0]	Year ones position count bits																																																			
b3																																																					
b4	YEAR10 [3:0]	Year tens position count bits																																																			
b7																																																					
b8	YEAR100 [3:0]	Year one-hundred position count bits																																																			
b11																																																					
b12	YEAR1000 [3:0]	Year one-thousand position count bits																																																			
b15																																																					
b0	YR1[3:0]	Year ones position count bits																																																			
b3																																																					
b4	YR10[3:0]	Year tens position count bits																																																			
b7																																																					
b8	—	(Reserved bits)																																																			
b11																																																					
b12	—	(Reserved bits)																																																			
b15																																																					
<ul style="list-style-type: none"> Hour alarm register (RHRAR) <table border="1"> <tr> <td>b0</td><td>HOUR1 [3:0]</td><td>One-hour bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>HOUR10 [1:0]</td><td>Ten-hour bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	HOUR1 [3:0]	One-hour bits	b3			b4	HOUR10 [1:0]	Ten-hour bits	b5			b6	—	(Reserved bit)	b7	ENB	ENB bit	<ul style="list-style-type: none"> Hour alarm register (RHRAR) <table border="1"> <tr> <td>b0</td><td>HR1[3:0]</td><td>One-hour bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>HR10[1:0]</td><td>Ten-hour bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b6</td><td>PM</td><td>PM bit</td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	HR1[3:0]	One-hour bits	b3			b4	HR10[1:0]	Ten-hour bits	b5			b6	PM	PM bit	b7	ENB	ENB bit												
b0	HOUR1 [3:0]	One-hour bits																																																			
b3																																																					
b4	HOUR10 [1:0]	Ten-hour bits																																																			
b5																																																					
b6	—	(Reserved bit)																																																			
b7	ENB	ENB bit																																																			
b0	HR1[3:0]	One-hour bits																																																			
b3																																																					
b4	HR10[1:0]	Ten-hour bits																																																			
b5																																																					
b6	PM	PM bit																																																			
b7	ENB	ENB bit																																																			
<ul style="list-style-type: none"> Day-of-week alarm register (RWKAR) <table border="1"> <tr> <td>b0</td><td>DAY[2:0]</td><td>Day of the week setting value bits</td></tr> <tr> <td>b2</td><td></td><td></td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	DAY[2:0]	Day of the week setting value bits	b2			b7	ENB	ENB bit	<ul style="list-style-type: none"> Day-of-week alarm register (RWKAR) <table border="1"> <tr> <td>b0</td><td>DAYW[2:0]</td><td>Day of the week setting value bits</td></tr> <tr> <td>b2</td><td></td><td></td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	DAYW[2:0]	Day of the week setting value bits	b2			b7	ENB	ENB bit																														
b0	DAY[2:0]	Day of the week setting value bits																																																			
b2																																																					
b7	ENB	ENB bit																																																			
b0	DAYW[2:0]	Day of the week setting value bits																																																			
b2																																																					
b7	ENB	ENB bit																																																			
<ul style="list-style-type: none"> Date alarm register (RDAYAR) <table border="1"> <tr> <td>b0</td><td>DAY1[3:0]</td><td>One-day bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>DAY10[1:0]</td><td>Ten-day bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	DAY1[3:0]	One-day bits	b3			b4	DAY10[1:0]	Ten-day bits	b5			b7	ENB	ENB bit	<ul style="list-style-type: none"> Date alarm register (RDAYAR) <table border="1"> <tr> <td>b0</td><td>DATE1[3:0]</td><td>One-day bits</td></tr> <tr> <td>b3</td><td></td><td></td></tr> <tr> <td>b4</td><td>DATE10 [1:0]</td><td>Ten-day bits</td></tr> <tr> <td>b5</td><td></td><td></td></tr> <tr> <td>b7</td><td>ENB</td><td>ENB bit</td></tr> </table>			b0	DATE1[3:0]	One-day bits	b3			b4	DATE10 [1:0]	Ten-day bits	b5			b7	ENB	ENB bit																		
b0	DAY1[3:0]	One-day bits																																																			
b3																																																					
b4	DAY10[1:0]	Ten-day bits																																																			
b5																																																					
b7	ENB	ENB bit																																																			
b0	DATE1[3:0]	One-day bits																																																			
b3																																																					
b4	DATE10 [1:0]	Ten-day bits																																																			
b5																																																					
b7	ENB	ENB bit																																																			

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.21 Differences in Functions and Specifications (21)

Item		RX62N Group			RX63N Group																																																																																																																																																					
Realtime clock	Registers/bits	<ul style="list-style-type: none"> Year alarm register (RYRAR) <table border="1"> <tr><td>b0</td><td>YEAR1 [3:0]</td><td>One-year bits</td></tr> <tr><td>b3</td><td> </td><td> </td></tr> <tr><td>b4</td><td>YEAR10 [3:0]</td><td>Ten-year bits</td></tr> <tr><td>b7</td><td> </td><td> </td></tr> <tr><td>b8</td><td>YEAR100 [3:0]</td><td>One-hundred-year bits</td></tr> <tr><td>b11</td><td> </td><td> </td></tr> <tr><td>b12</td><td>YEAR1000 [3:0]</td><td>One-thousand-year bits</td></tr> <tr><td>b15</td><td> </td><td> </td></tr> </table> <ul style="list-style-type: none"> RTC control register 1 (RCR1) <table border="1"> <tr><td>b0</td><td>AIE</td><td>Alarm interrupt enable bit</td></tr> <tr><td>b1</td><td>CIE</td><td>Carry interrupt enable bit</td></tr> <tr><td>b2</td><td>PIE</td><td>Periodic interrupt enable bit</td></tr> <tr><td>b4</td><td>PES[2:0]</td><td>Periodic interrupt selection bits</td></tr> <tr><td>b6</td><td> </td><td> </td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> <ul style="list-style-type: none"> PES[2:0] 000b: Periodic interrupt not generated 001b: Periodic interrupt set to 1/256 of a second 010b: Periodic interrupt set to 1/64 of a second 011b: Periodic interrupt set to 1/16 of a second 100b: Periodic interrupt set to 1/4 of a second 101b: Periodic interrupt set to 1/2 of a second 110b: Periodic interrupt set to 1 of a second 111b: Periodic interrupt set to 2 of a seconds <ul style="list-style-type: none"> RTC control register 2 (RCR2) <table border="1"> <tr><td>b0</td><td>START</td><td>Start bit</td></tr> <tr><td>b1</td><td>RESET</td><td>Reset bit</td></tr> <tr><td>b2</td><td>ADJ</td><td>30 second adjustment bit</td></tr> <tr><td>b3</td><td>RTCOE</td><td>RTCOUT output control bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> </table>	b0	YEAR1 [3:0]	One-year bits	b3			b4	YEAR10 [3:0]	Ten-year bits	b7			b8	YEAR100 [3:0]	One-hundred-year bits	b11			b12	YEAR1000 [3:0]	One-thousand-year bits	b15			b0	AIE	Alarm interrupt enable bit	b1	CIE	Carry interrupt enable bit	b2	PIE	Periodic interrupt enable bit	b4	PES[2:0]	Periodic interrupt selection bits	b6			b7	—	(Reserved bit)	b0	START	Start bit	b1	RESET	Reset bit	b2	ADJ	30 second adjustment bit	b3	RTCOE	RTCOUT output control bit	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	<ul style="list-style-type: none"> Year alarm register (RYRAR) <table border="1"> <tr><td>b0</td><td>YR1[3:0]</td><td>One-year bits</td></tr> <tr><td>b3</td><td> </td><td> </td></tr> <tr><td>b4</td><td>YR10[3:0]</td><td>Ten-year bits</td></tr> <tr><td>b7</td><td> </td><td> </td></tr> <tr><td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td> </td><td> </td></tr> </table> <ul style="list-style-type: none"> RTC control register 1 (RCR1) <table border="1"> <tr><td>b0</td><td>AIE</td><td>Alarm interrupt enable bit</td></tr> <tr><td>b1</td><td>CIE</td><td>Carry interrupt enable bit</td></tr> <tr><td>b2</td><td>PIE</td><td>Periodic interrupt enable bit</td></tr> <tr><td>b4</td><td>PES[3:0]</td><td>Periodic interrupt selection bits</td></tr> <tr><td>b7</td><td> </td><td> </td></tr> </table> <ul style="list-style-type: none"> PES[3:0] 0000b: Periodic interrupt not generated 0001b: Periodic interrupt not generated 0010b: Periodic interrupt not generated 0011b: Periodic interrupt not generated 0100b: Periodic interrupt not generated 0101b: Periodic interrupt not generated 0110b: Periodic interrupt set to 1/256 of a second 0111b: Periodic interrupt set to 1/128 of a second 1000b: Periodic interrupt set to 1/64 of a second 1001b: Periodic interrupt set to 1/32 of a second 1010b: Periodic interrupt set to 1/16 of a second 1011b: Periodic interrupt set to 1/8 of a second 1100b: Periodic interrupt set to 1/4 of a second 1101b: Periodic interrupt set to 1/2 of a second 1110b: Periodic interrupt set to 1 of a second 1111b: Periodic interrupt set to 2 of a seconds <ul style="list-style-type: none"> RTC control register 2 (RCR2) <table border="1"> <tr><td>b0</td><td>START</td><td>Start bit</td></tr> <tr><td>b1</td><td>RESET</td><td>RTC software reset bit</td></tr> <tr><td>b2</td><td>ADJ30</td><td>30 second adjustment bit</td></tr> <tr><td>b3</td><td>RTCOE</td><td>RTCOUT output enable bit</td></tr> <tr><td>b4</td><td>AADJE</td><td>Automatic correction function enable bit</td></tr> <tr><td>b5</td><td>AADJP</td><td>Automatic correction period selection bit</td></tr> <tr><td>b6</td><td>HR24</td><td>Time mode bit</td></tr> </table> <ul style="list-style-type: none"> RTC control register 3 (RCR3) RTC control register 4 (RCR4) Frequency register H/L (RFRH/L) Time error adjustment register (RADJ) Time capture control registers 0 to 2 (RTCCR0 to 2) Second capture registers 0 to 2 (RSECCP0 to 2) Minute capture registers 0 to 2 (RMINCP0 to 2) Hour capture registers 0 to 2 (RHRCP0 to 2) Date capture registers 0 to 2 (RDAYCP0 to 2) Month capture registers 0 to 2 (RMONCP0 to 2) 	b0	YR1[3:0]	One-year bits	b3			b4	YR10[3:0]	Ten-year bits	b7			b8	—	(Reserved bits)	b11	—	(Reserved bits)	b12	—	(Reserved bits)	b15			b0	AIE	Alarm interrupt enable bit	b1	CIE	Carry interrupt enable bit	b2	PIE	Periodic interrupt enable bit	b4	PES[3:0]	Periodic interrupt selection bits	b7			b0	START	Start bit	b1	RESET	RTC software reset bit	b2	ADJ30	30 second adjustment bit	b3	RTCOE	RTCOUT output enable bit	b4	AADJE	Automatic correction function enable bit	b5	AADJP	Automatic correction period selection bit	b6	HR24	Time mode bit	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Counter clock</td><td>PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072</td></tr> <tr><td>Number of bits</td><td>8</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode Interval timer mode</td></tr> <tr><td>Operation start mode</td><td>— Register start mode</td></tr> <tr><td>—</td><td>—</td></tr> <tr><td>Output signals</td><td>WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)</td></tr> </table> <ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Counter clock</td><td>PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192</td></tr> <tr><td>Number of bits</td><td>14</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode —</td></tr> <tr><td>Operation start mode</td><td>Auto-start mode Register start mode</td></tr> <tr><td>Window function</td><td>Support for setting window start and end positions</td></tr> <tr><td>Output signals</td><td>— Reset signal (internal) Interrupt request signal (WUNI)</td></tr> </table>	Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072	Number of bits	8	Operating modes	Watchdog timer mode Interval timer mode	Operation start mode	— Register start mode	—	—	Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)	Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192	Number of bits	14	Operating modes	Watchdog timer mode —	Operation start mode	Auto-start mode Register start mode	Window function	Support for setting window start and end positions	Output signals	— Reset signal (internal) Interrupt request signal (WUNI)			
b0	YEAR1 [3:0]	One-year bits																																																																																																																																																								
b3																																																																																																																																																										
b4	YEAR10 [3:0]	Ten-year bits																																																																																																																																																								
b7																																																																																																																																																										
b8	YEAR100 [3:0]	One-hundred-year bits																																																																																																																																																								
b11																																																																																																																																																										
b12	YEAR1000 [3:0]	One-thousand-year bits																																																																																																																																																								
b15																																																																																																																																																										
b0	AIE	Alarm interrupt enable bit																																																																																																																																																								
b1	CIE	Carry interrupt enable bit																																																																																																																																																								
b2	PIE	Periodic interrupt enable bit																																																																																																																																																								
b4	PES[2:0]	Periodic interrupt selection bits																																																																																																																																																								
b6																																																																																																																																																										
b7	—	(Reserved bit)																																																																																																																																																								
b0	START	Start bit																																																																																																																																																								
b1	RESET	Reset bit																																																																																																																																																								
b2	ADJ	30 second adjustment bit																																																																																																																																																								
b3	RTCOE	RTCOUT output control bit																																																																																																																																																								
b4	—	(Reserved bit)																																																																																																																																																								
b5	—	(Reserved bit)																																																																																																																																																								
b6	—	(Reserved bit)																																																																																																																																																								
b0	YR1[3:0]	One-year bits																																																																																																																																																								
b3																																																																																																																																																										
b4	YR10[3:0]	Ten-year bits																																																																																																																																																								
b7																																																																																																																																																										
b8	—	(Reserved bits)																																																																																																																																																								
b11	—	(Reserved bits)																																																																																																																																																								
b12	—	(Reserved bits)																																																																																																																																																								
b15																																																																																																																																																										
b0	AIE	Alarm interrupt enable bit																																																																																																																																																								
b1	CIE	Carry interrupt enable bit																																																																																																																																																								
b2	PIE	Periodic interrupt enable bit																																																																																																																																																								
b4	PES[3:0]	Periodic interrupt selection bits																																																																																																																																																								
b7																																																																																																																																																										
b0	START	Start bit																																																																																																																																																								
b1	RESET	RTC software reset bit																																																																																																																																																								
b2	ADJ30	30 second adjustment bit																																																																																																																																																								
b3	RTCOE	RTCOUT output enable bit																																																																																																																																																								
b4	AADJE	Automatic correction function enable bit																																																																																																																																																								
b5	AADJP	Automatic correction period selection bit																																																																																																																																																								
b6	HR24	Time mode bit																																																																																																																																																								
Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072																																																																																																																																																									
Number of bits	8																																																																																																																																																									
Operating modes	Watchdog timer mode Interval timer mode																																																																																																																																																									
Operation start mode	— Register start mode																																																																																																																																																									
—	—																																																																																																																																																									
Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)																																																																																																																																																									
Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192																																																																																																																																																									
Number of bits	14																																																																																																																																																									
Operating modes	Watchdog timer mode —																																																																																																																																																									
Operation start mode	Auto-start mode Register start mode																																																																																																																																																									
Window function	Support for setting window start and end positions																																																																																																																																																									
Output signals	— Reset signal (internal) Interrupt request signal (WUNI)																																																																																																																																																									
Watchdog timer	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Counter clock</td><td>PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072</td></tr> <tr><td>Number of bits</td><td>8</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode Interval timer mode</td></tr> <tr><td>Operation start mode</td><td>— Register start mode</td></tr> <tr><td>—</td><td>—</td></tr> <tr><td>Output signals</td><td>WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)</td></tr> </table>	Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072	Number of bits	8	Operating modes	Watchdog timer mode Interval timer mode	Operation start mode	— Register start mode	—	—	Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Counter clock</td><td>PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192</td></tr> <tr><td>Number of bits</td><td>14</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode —</td></tr> <tr><td>Operation start mode</td><td>Auto-start mode Register start mode</td></tr> <tr><td>Window function</td><td>Support for setting window start and end positions</td></tr> <tr><td>Output signals</td><td>— Reset signal (internal) Interrupt request signal (WUNI)</td></tr> </table>	Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192	Number of bits	14	Operating modes	Watchdog timer mode —	Operation start mode	Auto-start mode Register start mode	Window function	Support for setting window start and end positions	Output signals	— Reset signal (internal) Interrupt request signal (WUNI)																																																																																																																															
Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072																																																																																																																																																									
Number of bits	8																																																																																																																																																									
Operating modes	Watchdog timer mode Interval timer mode																																																																																																																																																									
Operation start mode	— Register start mode																																																																																																																																																									
—	—																																																																																																																																																									
Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt (WOVI)																																																																																																																																																									
Counter clock	PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192																																																																																																																																																									
Number of bits	14																																																																																																																																																									
Operating modes	Watchdog timer mode —																																																																																																																																																									
Operation start mode	Auto-start mode Register start mode																																																																																																																																																									
Window function	Support for setting window start and end positions																																																																																																																																																									
Output signals	— Reset signal (internal) Interrupt request signal (WUNI)																																																																																																																																																									

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.22 Differences in Functions and Specifications (22)

Item		RX62N Group			RX63N Group		
Watchdog timer	Registers/bits	<ul style="list-style-type: none"> Timer counter (TCNT) Timer control/status register (TCSR) Reset control/status register (RSTCSR) Write window A register (WINA) Write window B register (WINB) 			—		
		—				<ul style="list-style-type: none"> WDT refresh register (WDTRR) WDT control register (WDTCR) WDT status register (WDTSR) WDT reset control register (WDTRCR) 	
						<ul style="list-style-type: none"> Specification overview 	
						Clock division ratio	Divide by 1, 16, 32, 64, 128, or 256 *1
						Number of bits	14
	Functions	<ul style="list-style-type: none"> Operating mode 			—		
		<ul style="list-style-type: none"> Register start mode 			—		
		—			—		
		<ul style="list-style-type: none"> Reset sources 			<ul style="list-style-type: none"> When an underflow occurs 		
		—			—		
Independent watchdog timer	Registers/bits	<ul style="list-style-type: none"> IWDT control register (IWDTCR) 			<ul style="list-style-type: none"> Specification overview 		
		b0	TOPS[1:0]	Time-out selection bits	Clock division ratio	Divide by 1, 16, 32, 64, 128, or 256 *1	—
		b1			Number of bits	14	
		b4	CKS[3:0]	Clock selection bits	Operating mode	Auto-start mode	
		b7				Register start mode	
		b8	—	(Reserved bit)	Window function	Support for setting window start and end positions	
		b9			Reset sources	When an underflow occurs	
		b12	—	(Reserved bit)		When a refresh error occurs	
		b13					
		<ul style="list-style-type: none"> CKS[3:0] 00--b: IWDTCLK 0100b: IWDTCLK/16 0101b: IWDTCLK/32 0110b: IWDTCLK/64 0111b: IWDTCLK/128 1--b: IWDTCLK/256 			<ul style="list-style-type: none"> IWDT control register (IWDTCR) 		
Ethernet controller	Registers/bits	<ul style="list-style-type: none"> IWDT status register (IWDTSR) 			b0	TOPS[1:0]	Time-out period selection bits
		b0	CNTVAL [13:0]	Down-counter value bits	b1	TOPS[1:0]	Time-out period selection bits
		b13			b4	CKS[3:0]	Clock division ratio selection bits
		b14	UNDFF	Underflow flag	b7	RPES[1:0]	Window end position selection bits
		b15	—	(Reserved bit)	b8	RPSS[1:0]	Window start position selection bits
		—			b12	RPSS[1:0]	Window start position selection bits
		—			b13		
		<ul style="list-style-type: none"> IWDT reset control register (IWDTSCR) IWDT count stop control register (IWDTCSCTR) 					
		<ul style="list-style-type: none"> ETHERC mode register (ECMR) 					
		b20	TPC	PAUSE frame transmission bit	b0	TPC	PAUSE frame transmission bit
USB2.0 host/function module	Functions	<ul style="list-style-type: none"> TPC 0: PAUSE frame not transmitted during the PAUSE period 1: PAUSE frame transmitted during the PAUSE period 			<ul style="list-style-type: none"> ETHERC mode register (ECMR) 		
		<ul style="list-style-type: none"> Specifcation overview 			b20	TPC	PAUSE frame transmission bit
		USB0	Host controller function		<ul style="list-style-type: none"> TPC 0: PAUSE frame transmitted during the PAUSE period 1: PAUSE frame not transmitted during the PAUSE period 		
			Function controller function		<ul style="list-style-type: none"> Host controller function Function controller function Support for OTG (On The Go) 		
			Support for OTG (On The Go)		<ul style="list-style-type: none"> Host controller function Function controller function Support for OTG (On The Go) 		
		USB1	Host controller function		<ul style="list-style-type: none"> — 		
			Function controller function		<ul style="list-style-type: none"> — 		
			Support for OTG (On The Go)		<ul style="list-style-type: none"> — 		

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.23 Differences in Functions and Specifications (23)

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.24 Differences in Functions and Specifications (24)

Item		RX62N Group			RX63N Group		
USB2.0 host/function module	Registers/bits	<ul style="list-style-type: none"> Deep standby USB suspend/resume interrupt register (DPUSR1R) 					
		b0	DPINTE0	USB0 DP interrupt enable/clear bit	b0	DPINTE0	USB0 DP interrupt enable/clear bit
		b1	DMINTE0	USB0 DM interrupt enable/clear bit	b1	DMINTE0	USB0 DM interrupt enable/clear bit
		b4	DOVRCRA	USB0 OVRCURA interrupt enable/clear bit	b4	DOVRCRA	USB0 OVRCURA interrupt enable/clear bit
		b5	DOVRCRB	USB0 OVRCURB interrupt enable/clear bit	b5	DOVRCRB	USB0 OVRCURB interrupt enable/clear bit
		b7	DVBSE0	USB0 VBUS interrupt enable/clear bit	b7	DVBSE0	USB0 VBUS interrupt enable/clear bit
		b8	DPINTE1	USB1 DP interrupt enable/clear bit	b8	DPINTE1	USB1 DP interrupt enable/clear bit
		b9	DMINTE1	USB1 DM interrupt enable/clear bit	b9	DMINTE1	USB1 DM interrupt enable/clear bit
		b12	DOVRCRA	USB1 OVRCURA interrupt enable/clear bit	b12	—	(Reserved bit)
		b13	DOVRCRB	USB1 OVRCURB interrupt enable/clear bit	b13	—	(Reserved bit)
		b15	DVBSE1	USB1 VBUS interrupt enable/clear bit	b15	DVBSE1	USB1 VBUS interrupt enable/clear bit
		b16	DPINT0	Recovery due to USB0 DP interrupt factor indicator bit	b16	DPINT0	Recovery due to USB0 DP interrupt factor indicator bit
		b17	DMINT0	Recovery due to USB0 DM interrupt factor indicator bit	b17	DMINT0	Recovery due to USB0 DM interrupt factor indicator bit
		b20	OVRCURAI	Recovery due to USB0 OVRCURA interrupt factor indicator bit	b20	DOVRCRA	Recovery due to USB0 OVRCURA interrupt factor indicator bit
		b21	OVRCURBI	Recovery due to USB0 OVRCURB interrupt factor indicator bit	b21	DOVRCRB	Recovery due to USB0 OVRCURB interrupt factor indicator bit
		b23	DVBINT0	Recovery due to USB0 VBUS interrupt factor indicator bit	b23	DVBINT0	Recovery due to USB0 VBUS interrupt factor indicator bit
		b24	DPINT1	Recovery due to USB1 DP interrupt factor indicator bit	b24	DPINT1	Recovery due to USB1 DP interrupt factor indicator bit
		b25	DMINT1	Recovery due to USB1 DM interrupt factor indicator bit	b25	DMINT1	Recovery due to USB1 DM interrupt factor indicator bit
		b28	DOVRCRA	Recovery due to USB1 OVRCURA interrupt factor indicator bit	b28	—	(Reserved bit)
		b29	DOVRCRB	Recovery due to USB1 OVRCURB interrupt factor indicator bit	b29	—	(Reserved bit)
		b31	DVBINT1	Recovery due to USB1 VBUS interrupt factor indicator bit	b31	DVBINT1	Recovery due to USB1 VBUS interrupt factor indicator bit
Serial communications interface	Functions	<ul style="list-style-type: none"> SCIA 					
		Serial communication modes	Asynchronous	Asynchronous			
			Clock synchronous	Clock synchronous			
			Smart card interface	Smart card interface			
			—	Simple I ² C bus (MSB-first only)			
			—	Simple SPI bus			
			TMR clock input	TMR clock input			
		Hardware flow control	Asynchronous	Asynchronous			
			Clock synchronous	Clock synchronous			
			—	—			
			—	—			
Registers/bits	Registers/bits	<ul style="list-style-type: none"> Serial status register (SSR) 					
		b0	MPBT	Multi-processor bit transfer bit	b0	MPBT	Multi-processor bit transfer bit
		b1	MPB	Multi-processor bit	b1	MPB	Multi-processor bit
		b2	TEND	Transmit end flag	b2	TEND	Transmit end flag
		b3	PER	Parity error flag	b3	PER	Parity error flag
		b4	FER	Framing error flag	b4	FER	Framing error flag
		b5	ORER	Overrun error flag	b5	ORER	Overrun error flag
		b6	RDRF	Receive data full flag	b6	—	(Reserved bit)
		b7	TDRE	Transmit data empty flag	b7	—	(Reserved bit)

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.25 Differences in Functions and Specifications (25)

Item		RX62N Group			RX63N Group																																																								
Serial communication interface	Registers/bits	<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr> <td>b0</td><td>ACSO</td><td>Asynchronous mode clock source select bit</td></tr> <tr> <td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr> <td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	ACSO	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	—	(Reserved bit)	<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr> <td>b0</td><td>ACSO</td><td>Asynchronous mode clock source select bit</td></tr> <tr> <td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr> <td>b5</td><td>NFEN</td><td>Digital noise filter function enable bit</td></tr> </table> <ul style="list-style-type: none"> Noise filter setting register (SNFR) I²C mode register 1 (SIMR1) I²C mode register 2 (SIMR2) I²C mode register 3 (SIMR3) I²C status register (SISR) SPI mode register (SPMR) Extended serial module enable register (ESMER) Control register 0 (CR0) Control register 1 (CR1) Control register 2 (CR2) Control register 3 (CR3) Port control register (PCR) Interrupt control register (ICR) Status register (STR) Status clear register (STCR) Control field 0 data register (CF0DR) Control field 0 compare enable register (CF0CR) Control field 0 receive data register (CF0RR) Primary Control field 1 data register (PCF1DR) Secondary Control field 1 data register (SCF1DR) Control Field 1 compare enable register (CF1CR) Control field 1 receive data register (CF1RR) Timer control register (TCR) Timer mode register (TMR) Timer prescaler register (TPRE) Timer count register (TCNT) 			b0	ACSO	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	NFEN	Digital noise filter function enable bit																																				
b0	ACSO	Asynchronous mode clock source select bit																																																											
b4	ABCS	Asynchronous mode base clock select bit																																																											
b5	—	(Reserved bit)																																																											
b0	ACSO	Asynchronous mode clock source select bit																																																											
b4	ABCS	Asynchronous mode base clock select bit																																																											
b5	NFEN	Digital noise filter function enable bit																																																											
I ² C bus interface	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Usage notes</td><td>Setting input buffer control register</td></tr> <tr> <td></td><td>—</td></tr> </table>			Usage notes	Setting input buffer control register		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Usage notes</td><td>—</td></tr> <tr> <td></td><td>Points to note on starting transfer</td></tr> </table>			Usage notes	—		Points to note on starting transfer																																														
Usage notes	Setting input buffer control register																																																												
	—																																																												
Usage notes	—																																																												
	Points to note on starting transfer																																																												
CAN module	Functions	<ul style="list-style-type: none"> CAN module Specification <table border="1"> <tr> <td>CAN clock source</td><td>Peripheral module clock (PCLK)</td></tr> <tr> <td></td><td>—</td></tr> </table>			CAN clock source	Peripheral module clock (PCLK)		—	<ul style="list-style-type: none"> CAN module Specification <table border="1"> <tr> <td>CAN clock source</td><td>Peripheral module clock (PCLK)</td></tr> <tr> <td></td><td>CANMCLK</td></tr> </table>			CAN clock source	Peripheral module clock (PCLK)		CANMCLK																																														
CAN clock source	Peripheral module clock (PCLK)																																																												
	—																																																												
CAN clock source	Peripheral module clock (PCLK)																																																												
	CANMCLK																																																												
Units	<ul style="list-style-type: none"> One unit [CAN0] 			<ul style="list-style-type: none"> Three units [CAN0 to CAN2] 																																																									
	Registers/bits	<ul style="list-style-type: none"> Bit configuration register (BCR) <table border="1"> <tr> <td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b8</td><td>TSEG2[2:0]</td><td>Time segment 2 control bits</td></tr> <tr> <td>b10</td><td></td><td></td></tr> <tr> <td>b12</td><td>SJW[1:0]</td><td>Resynchronization jump width control bits</td></tr> <tr> <td>b13</td><td></td><td></td></tr> <tr> <td>b16</td><td>BRP[9:0]</td><td>Prescaler division ratio select bits</td></tr> <tr> <td>b25</td><td></td><td></td></tr> <tr> <td>b28</td><td>TSEG1[3:0]</td><td>Time segment 1 control bits</td></tr> <tr> <td>b31</td><td></td><td></td></tr> </table>			b0	—	(Reserved bit)	b8	TSEG2[2:0]	Time segment 2 control bits	b10			b12	SJW[1:0]	Resynchronization jump width control bits	b13			b16	BRP[9:0]	Prescaler division ratio select bits	b25			b28	TSEG1[3:0]	Time segment 1 control bits	b31			<ul style="list-style-type: none"> Bit configuration register (BCR) <table border="1"> <tr> <td>b0</td><td>CCLKS0</td><td>CAN clock source selection bit</td></tr> <tr> <td>b8</td><td>TSEG2[2:0]</td><td>Time segment 2 control bits</td></tr> <tr> <td>b10</td><td></td><td></td></tr> <tr> <td>b12</td><td>SJW[1:0]</td><td>Resynchronization jump width control bits</td></tr> <tr> <td>b13</td><td></td><td></td></tr> <tr> <td>b16</td><td>BRP[9:0]</td><td>Prescaler division ratio select bits</td></tr> <tr> <td>b25</td><td></td><td></td></tr> <tr> <td>b28</td><td>TSEG1[3:0]</td><td>Time segment 1 control bits</td></tr> <tr> <td>b31</td><td></td><td></td></tr> </table>			b0	CCLKS0	CAN clock source selection bit	b8	TSEG2[2:0]	Time segment 2 control bits	b10			b12	SJW[1:0]	Resynchronization jump width control bits	b13			b16	BRP[9:0]	Prescaler division ratio select bits	b25			b28	TSEG1[3:0]	Time segment 1 control bits	b31		
b0	—	(Reserved bit)																																																											
b8	TSEG2[2:0]	Time segment 2 control bits																																																											
b10																																																													
b12	SJW[1:0]	Resynchronization jump width control bits																																																											
b13																																																													
b16	BRP[9:0]	Prescaler division ratio select bits																																																											
b25																																																													
b28	TSEG1[3:0]	Time segment 1 control bits																																																											
b31																																																													
b0	CCLKS0	CAN clock source selection bit																																																											
b8	TSEG2[2:0]	Time segment 2 control bits																																																											
b10																																																													
b12	SJW[1:0]	Resynchronization jump width control bits																																																											
b13																																																													
b16	BRP[9:0]	Prescaler division ratio select bits																																																											
b25																																																													
b28	TSEG1[3:0]	Time segment 1 control bits																																																											
b31																																																													
<ul style="list-style-type: none"> Mask invalid register (MKIVLR) <table border="1"> <tr> <td>b0</td><td>—</td><td>—</td></tr> <tr> <td>b31</td><td></td><td></td></tr> </table>			b0	—	—	b31			<ul style="list-style-type: none"> Mask invalid register (MKIVLR) <table border="1"> <tr> <td>b0</td><td>MB0</td><td>Mask invalid bits</td></tr> <tr> <td>b31</td><td>MB31</td><td></td></tr> </table>			b0	MB0	Mask invalid bits	b31	MB31																																													
b0	—	—																																																											
b31																																																													
b0	MB0	Mask invalid bits																																																											
b31	MB31																																																												

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.26 Differences in Functions and Specifications (26)

Item		RX62N Group			RX63N Group																																																																																																																										
CAN module	Registers/bits	<ul style="list-style-type: none"> Mailbox interrupt enable register (MIER) [Normal mailbox mode] <table border="1"> <tr><td>b0</td><td>—</td><td>Interrupt enable bits</td></tr> <tr><td>b31</td><td></td><td></td></tr> </table> <p>[FIFO mailbox mode]</p> <table border="1"> <tr><td>b0</td><td>—</td><td>Interrupt enable bits</td></tr> <tr><td>b23</td><td></td><td></td></tr> <tr><td>b24</td><td>—</td><td>Transmit FIFO interrupt enable bit</td></tr> <tr><td>b25</td><td>—</td><td>Transmit FIFO interrupt generation timing control bit</td></tr> <tr><td>b28</td><td>—</td><td>Receive FIFO interrupt enable bit</td></tr> <tr><td>b29</td><td>—</td><td>Receive FIFO interrupt generation timing control bit</td></tr> </table>			b0	—	Interrupt enable bits	b31			b0	—	Interrupt enable bits	b23			b24	—	Transmit FIFO interrupt enable bit	b25	—	Transmit FIFO interrupt generation timing control bit	b28	—	Receive FIFO interrupt enable bit	b29	—	Receive FIFO interrupt generation timing control bit	<ul style="list-style-type: none"> Mailbox interrupt enable register (MIER) [Normal mailbox mode] <table border="1"> <tr><td>b0</td><td>MB0</td><td>Interrupt enable bits</td></tr> <tr><td>b31</td><td>MB31</td><td></td></tr> </table> <p>[FIFO mailbox mode]</p> <table border="1"> <tr><td>b0</td><td>MB0</td><td>Interrupt enable bits</td></tr> <tr><td>b23</td><td>MB23</td><td></td></tr> <tr><td>b24</td><td>MB24</td><td>Transmit FIFO interrupt enable bit</td></tr> <tr><td>b25</td><td>MB25</td><td>Transmit FIFO interrupt generation timing control bit</td></tr> <tr><td>b28</td><td>MB28</td><td>Receive FIFO interrupt enable bit</td></tr> <tr><td>b29</td><td>MB29</td><td>Receive FIFO interrupt generation timing control bit</td></tr> </table>			b0	MB0	Interrupt enable bits	b31	MB31		b0	MB0	Interrupt enable bits	b23	MB23		b24	MB24	Transmit FIFO interrupt enable bit	b25	MB25	Transmit FIFO interrupt generation timing control bit	b28	MB28	Receive FIFO interrupt enable bit	b29	MB29	Receive FIFO interrupt generation timing control bit																																																																								
b0	—	Interrupt enable bits																																																																																																																													
b31																																																																																																																															
b0	—	Interrupt enable bits																																																																																																																													
b23																																																																																																																															
b24	—	Transmit FIFO interrupt enable bit																																																																																																																													
b25	—	Transmit FIFO interrupt generation timing control bit																																																																																																																													
b28	—	Receive FIFO interrupt enable bit																																																																																																																													
b29	—	Receive FIFO interrupt generation timing control bit																																																																																																																													
b0	MB0	Interrupt enable bits																																																																																																																													
b31	MB31																																																																																																																														
b0	MB0	Interrupt enable bits																																																																																																																													
b23	MB23																																																																																																																														
b24	MB24	Transmit FIFO interrupt enable bit																																																																																																																													
b25	MB25	Transmit FIFO interrupt generation timing control bit																																																																																																																													
b28	MB28	Receive FIFO interrupt enable bit																																																																																																																													
b29	MB29	Receive FIFO interrupt generation timing control bit																																																																																																																													
Serial peripheral interface	Functions	<ul style="list-style-type: none"> RSPI specification <table border="1"> <tr><td>Bit rate</td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table> <p>Other functions</p> <table border="1"> <tr><td>CMOS/open-drain output switching function possible</td></tr> <tr><td>RSPI disable function (initialization)</td></tr> <tr><td>Loopback mode function</td></tr> </table>			Bit rate	—		—	CMOS/open-drain output switching function possible	RSPI disable function (initialization)	Loopback mode function	<ul style="list-style-type: none"> RSPI specification <table border="1"> <tr><td>Bit rate</td><td>In master mode, PCLK is divided by the internal baud rate generator to generate RSPCK (the divisor is a value from 2 to 4096)</td></tr> <tr><td></td><td>In slave mode, an externally input clock is used as the serial clock (the maximum frequency is PCLK divided by 8)</td></tr> <tr><td></td><td>High-level width: 4 cycles of PCLK, low-level width: 4 cycles of PCLK</td></tr> </table> <p>Other functions</p> <table border="1"> <tr><td>—</td></tr> <tr><td>RSPI disable function (initialization)</td></tr> <tr><td>Loopback mode function</td></tr> </table>			Bit rate	In master mode, PCLK is divided by the internal baud rate generator to generate RSPCK (the divisor is a value from 2 to 4096)		In slave mode, an externally input clock is used as the serial clock (the maximum frequency is PCLK divided by 8)		High-level width: 4 cycles of PCLK, low-level width: 4 cycles of PCLK	—	RSPI disable function (initialization)	Loopback mode function																																																																																																								
Bit rate	—																																																																																																																														
	—																																																																																																																														
CMOS/open-drain output switching function possible																																																																																																																															
RSPI disable function (initialization)																																																																																																																															
Loopback mode function																																																																																																																															
Bit rate	In master mode, PCLK is divided by the internal baud rate generator to generate RSPCK (the divisor is a value from 2 to 4096)																																																																																																																														
	In slave mode, an externally input clock is used as the serial clock (the maximum frequency is PCLK divided by 8)																																																																																																																														
	High-level width: 4 cycles of PCLK, low-level width: 4 cycles of PCLK																																																																																																																														
—																																																																																																																															
RSPI disable function (initialization)																																																																																																																															
Loopback mode function																																																																																																																															
	Channels	<ul style="list-style-type: none"> 2 channels [RSPI0, RSPI1] 			<ul style="list-style-type: none"> 3 channels [RSPI0 to RSPI2] 																																																																																																																										
	Registers/bits	<ul style="list-style-type: none"> RSPI pin control register <table border="1"> <tr><td>b0</td><td>SPLP</td><td>RSPI loopback bit</td></tr> <tr><td>b1</td><td>SPLP2</td><td>RSPI loopback 2 bit</td></tr> <tr><td>b2</td><td>SPOM</td><td>RSPI output pin mode bit</td></tr> <tr><td>b4</td><td>MOIFV</td><td>MOSI idle fixed value bit</td></tr> <tr><td>b5</td><td>MOIFE</td><td>MOSI idle fixed value enabled bit</td></tr> </table> <ul style="list-style-type: none"> RSPI status register (SPSR) <table border="1"> <tr><td>b0</td><td>OVRF</td><td>Overrun error flag</td></tr> <tr><td>b1</td><td>IDLNF</td><td>RSPI idle flag</td></tr> <tr><td>b2</td><td>MODF</td><td>Mode fault error flag</td></tr> <tr><td>b3</td><td>PERF</td><td>Parity error flag</td></tr> <tr><td>b5</td><td>SPTEF</td><td>Transmit buffer empty flag</td></tr> <tr><td>b7</td><td>SPRF</td><td>Receive buffer full flag</td></tr> </table> <ul style="list-style-type: none"> RSPI data register (SPDR) <table border="1"> <tr><td>b0</td><td>L[15:0]</td><td>—</td></tr> <tr><td>b15</td><td></td><td></td></tr> <tr><td>b16</td><td>H[15:0]</td><td>—</td></tr> <tr><td>b31</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> RSPI data control register (SPDCR) <table border="1"> <tr><td>b0</td><td>SPFC[1:0]</td><td>Number of frames specification bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>SLSEL[1:0]</td><td>SSL pin output selection bits</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SPRDTD</td><td>RSPI receive/transmit data selection bit</td></tr> <tr><td>b5</td><td>SPLW</td><td>RSPI longword access/word access specification bit</td></tr> </table>			b0	SPLP	RSPI loopback bit	b1	SPLP2	RSPI loopback 2 bit	b2	SPOM	RSPI output pin mode bit	b4	MOIFV	MOSI idle fixed value bit	b5	MOIFE	MOSI idle fixed value enabled bit	b0	OVRF	Overrun error flag	b1	IDLNF	RSPI idle flag	b2	MODF	Mode fault error flag	b3	PERF	Parity error flag	b5	SPTEF	Transmit buffer empty flag	b7	SPRF	Receive buffer full flag	b0	L[15:0]	—	b15			b16	H[15:0]	—	b31			b0	SPFC[1:0]	Number of frames specification bits	b1			b2	SLSEL[1:0]	SSL pin output selection bits	b3			b4	SPRDTD	RSPI receive/transmit data selection bit	b5	SPLW	RSPI longword access/word access specification bit	<ul style="list-style-type: none"> RSPI pin control register <table border="1"> <tr><td>b0</td><td>SPLP</td><td>RSPI loopback bit</td></tr> <tr><td>b1</td><td>SPLP2</td><td>RSPI loopback 2 bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>MOIFV</td><td>MOSI idle fixed value bit</td></tr> <tr><td>b5</td><td>MOIFE</td><td>MOSI idle fixed value enabled bit</td></tr> </table> <ul style="list-style-type: none"> RSPI status register (SPSR) <table border="1"> <tr><td>b0</td><td>OVRF</td><td>Overrun error flag</td></tr> <tr><td>b1</td><td>IDLNF</td><td>RSPI idle flag</td></tr> <tr><td>b2</td><td>MODF</td><td>Mode fault error flag</td></tr> <tr><td>b3</td><td>PERF</td><td>Parity error flag</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> <ul style="list-style-type: none"> RSPI data register (SPDR) <table border="1"> <tr><td>b0</td><td>SPD0</td><td>—</td></tr> <tr><td>b31</td><td>SPD31</td><td></td></tr> </table> <ul style="list-style-type: none"> RSPI data control register (SPDCR) <table border="1"> <tr><td>b0</td><td>SPFC[1:0]</td><td>Number of frames specification bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SPRDTD</td><td>RSPI receive/transmit data selection bit</td></tr> <tr><td>b5</td><td>SPLW</td><td>RSPI longword access/word access specification bit</td></tr> </table>			b0	SPLP	RSPI loopback bit	b1	SPLP2	RSPI loopback 2 bit	b2	—	(Reserved bit)	b4	MOIFV	MOSI idle fixed value bit	b5	MOIFE	MOSI idle fixed value enabled bit	b0	OVRF	Overrun error flag	b1	IDLNF	RSPI idle flag	b2	MODF	Mode fault error flag	b3	PERF	Parity error flag	b5	—	(Reserved bit)	b7	—	(Reserved bit)	b0	SPD0	—	b31	SPD31		b0	SPFC[1:0]	Number of frames specification bits	b1			b2	—	(Reserved bit)	b3			b4	SPRDTD	RSPI receive/transmit data selection bit	b5	SPLW	RSPI longword access/word access specification bit
b0	SPLP	RSPI loopback bit																																																																																																																													
b1	SPLP2	RSPI loopback 2 bit																																																																																																																													
b2	SPOM	RSPI output pin mode bit																																																																																																																													
b4	MOIFV	MOSI idle fixed value bit																																																																																																																													
b5	MOIFE	MOSI idle fixed value enabled bit																																																																																																																													
b0	OVRF	Overrun error flag																																																																																																																													
b1	IDLNF	RSPI idle flag																																																																																																																													
b2	MODF	Mode fault error flag																																																																																																																													
b3	PERF	Parity error flag																																																																																																																													
b5	SPTEF	Transmit buffer empty flag																																																																																																																													
b7	SPRF	Receive buffer full flag																																																																																																																													
b0	L[15:0]	—																																																																																																																													
b15																																																																																																																															
b16	H[15:0]	—																																																																																																																													
b31																																																																																																																															
b0	SPFC[1:0]	Number of frames specification bits																																																																																																																													
b1																																																																																																																															
b2	SLSEL[1:0]	SSL pin output selection bits																																																																																																																													
b3																																																																																																																															
b4	SPRDTD	RSPI receive/transmit data selection bit																																																																																																																													
b5	SPLW	RSPI longword access/word access specification bit																																																																																																																													
b0	SPLP	RSPI loopback bit																																																																																																																													
b1	SPLP2	RSPI loopback 2 bit																																																																																																																													
b2	—	(Reserved bit)																																																																																																																													
b4	MOIFV	MOSI idle fixed value bit																																																																																																																													
b5	MOIFE	MOSI idle fixed value enabled bit																																																																																																																													
b0	OVRF	Overrun error flag																																																																																																																													
b1	IDLNF	RSPI idle flag																																																																																																																													
b2	MODF	Mode fault error flag																																																																																																																													
b3	PERF	Parity error flag																																																																																																																													
b5	—	(Reserved bit)																																																																																																																													
b7	—	(Reserved bit)																																																																																																																													
b0	SPD0	—																																																																																																																													
b31	SPD31																																																																																																																														
b0	SPFC[1:0]	Number of frames specification bits																																																																																																																													
b1																																																																																																																															
b2	—	(Reserved bit)																																																																																																																													
b3																																																																																																																															
b4	SPRDTD	RSPI receive/transmit data selection bit																																																																																																																													
b5	SPLW	RSPI longword access/word access specification bit																																																																																																																													
IEBus™ controller	Registers/bits	<p>—</p>			<ul style="list-style-type: none"> IEBus control register (IECTR) IEBus command register (IECMR) IEBus master control register (IEMCR) IEBus master unit address register 1 (IEAR1) IEBus master unit address register 2 (IEAR2) IEBus slave address setting register 1 (IESA1) IEBus slave address setting register 2 (IESA2) IEBus transmit message length register (IETBFL) IEBus reception master address register 1 (IEMA1) IEBus reception master address register 2 (IEMA2) 																																																																																																																										

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.27 Differences in Functions and Specifications (27)

Item		RX62N Group	RX63N Group																																																						
IEBus™ controller	Registers/bits	—	<ul style="list-style-type: none"> IEBus receive control field register (IERCTL) IEBus receive message length register (IERBFL) IEBus lock address register 1 (IELA1) IEBus lock address register 2 (IELA2) IEBus general flag register (IEFLG) IEBus transmit status register (IETSR) IEBus transmit interrupt enable register (IEIET) IEBus receive status register (IERSR) IEBus receive interrupt enable register (IEIER) IEBus clock selection register (IECKSR) IEBus transmit data buffer registers 001 to 032 (IETB001 to IETB032) IEBus receive data buffer registers 001 to 032 (IERB001 to IERB032) 																																																						
12-bit A/D converter	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Input channels</td><td>8 channels</td></tr> <tr><td>Start triggers</td><td>Software trigger — MTU TMR External trigger (ADTRG0# pin)</td></tr> <tr><td>—</td><td>— —</td></tr> <tr><td>Data register</td><td>For analog inputs: 8 — — A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.</td></tr> <tr><td>Functions</td><td>Sample-and-hold function — A/D conversion addition mode</td></tr> </table> 	Input channels	8 channels	Start triggers	Software trigger — MTU TMR External trigger (ADTRG0# pin)	—	— —	Data register	For analog inputs: 8 — — A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.	Functions	Sample-and-hold function — A/D conversion addition mode	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Input channels</td><td>21 channels</td></tr> <tr><td>Start triggers</td><td>Software trigger TPU MTU TMR External trigger (ADTRG0# pin)</td></tr> <tr><td>Extended analog input</td><td>Temperature sensor output A/D conversion of internal reference voltage</td></tr> <tr><td>Data register</td><td>For analog inputs: 21 For temperature sensors: 1 For internal reference voltage: 1 A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.</td></tr> <tr><td>Functions</td><td>Sample-and-hold function Variable number of sampling states function A/D conversion addition mode</td></tr> </table> 	Input channels	21 channels	Start triggers	Software trigger TPU MTU TMR External trigger (ADTRG0# pin)	Extended analog input	Temperature sensor output A/D conversion of internal reference voltage	Data register	For analog inputs: 21 For temperature sensors: 1 For internal reference voltage: 1 A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.	Functions	Sample-and-hold function Variable number of sampling states function A/D conversion addition mode																																		
Input channels	8 channels																																																								
Start triggers	Software trigger — MTU TMR External trigger (ADTRG0# pin)																																																								
—	— —																																																								
Data register	For analog inputs: 8 — — A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.																																																								
Functions	Sample-and-hold function — A/D conversion addition mode																																																								
Input channels	21 channels																																																								
Start triggers	Software trigger TPU MTU TMR External trigger (ADTRG0# pin)																																																								
Extended analog input	Temperature sensor output A/D conversion of internal reference voltage																																																								
Data register	For analog inputs: 21 For temperature sensors: 1 For internal reference voltage: 1 A/D conversion results are saved in 12-bit A/D registers. In addition mode, A/D conversion results are saved in 14-bit A/D data registers.																																																								
Functions	Sample-and-hold function Variable number of sampling states function A/D conversion addition mode																																																								
	Registers/bits	<ul style="list-style-type: none"> A/D channel select register (ADANS) <table border="1"> <tr><td>b0</td><td>ANS[7:0]</td><td>A/D channel select bits</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> A/D-converted value addition mode select register (ADADS) <table border="1"> <tr><td>b0</td><td>ADS[7:0]</td><td>A/D-converted value addition channel select bits</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> A/D start trigger select register (ADSTRGR) <table border="1"> <tr><td>b0</td><td>ADSTRS [3:0]</td><td>A/D start trigger select bits</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td colspan="3"> <ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: MTU6 to 10 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: MTU10 compare-match 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A </td></tr> </table> 	b0	ANS[7:0]	A/D channel select bits	b7	—	(Reserved bits)	b8	—	(Reserved bits)	b15	—	(Reserved bits)	b0	ADS[7:0]	A/D-converted value addition channel select bits	b7	—	(Reserved bits)	b8	—	(Reserved bits)	b15	—	(Reserved bits)	b0	ADSTRS [3:0]	A/D start trigger select bits	b3	—	(Reserved bits)	<ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: MTU6 to 10 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: MTU10 compare-match 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A 			<ul style="list-style-type: none"> A/D channel select register 0 (ADANS0) <table border="1"> <tr><td>b0</td><td>ANS0[15:0]</td><td>A/D channel select bits</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> A/D channel select register 1 (ADANS1) A/D-converted value addition mode select register 0 (ADADS0) <table border="1"> <tr><td>b0</td><td>ADS0[15:0]</td><td>A/D-converted value addition channel select bits</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> A/D-converted value addition mode select register 1 (ADADS1) A/D start trigger select register (ADSTRGR) <table border="1"> <tr><td>b0</td><td>ADSTRS [3:0]</td><td>A/D start trigger select bits</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td colspan="3"> <ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: TPU0 to 4 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: TPU0 compare-match/input-capture A 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A </td></tr> </table> 	b0	ANS0[15:0]	A/D channel select bits	b15	—	(Reserved bits)	b0	ADS0[15:0]	A/D-converted value addition channel select bits	b15	—	(Reserved bits)	b0	ADSTRS [3:0]	A/D start trigger select bits	b3	—	(Reserved bits)	<ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: TPU0 to 4 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: TPU0 compare-match/input-capture A 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A 		
b0	ANS[7:0]	A/D channel select bits																																																							
b7	—	(Reserved bits)																																																							
b8	—	(Reserved bits)																																																							
b15	—	(Reserved bits)																																																							
b0	ADS[7:0]	A/D-converted value addition channel select bits																																																							
b7	—	(Reserved bits)																																																							
b8	—	(Reserved bits)																																																							
b15	—	(Reserved bits)																																																							
b0	ADSTRS [3:0]	A/D start trigger select bits																																																							
b3	—	(Reserved bits)																																																							
<ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: MTU6 to 10 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: MTU10 compare-match 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A 																																																									
b0	ANS0[15:0]	A/D channel select bits																																																							
b15	—	(Reserved bits)																																																							
b0	ADS0[15:0]	A/D-converted value addition channel select bits																																																							
b15	—	(Reserved bits)																																																							
b0	ADSTRS [3:0]	A/D start trigger select bits																																																							
b3	—	(Reserved bits)																																																							
<ul style="list-style-type: none"> ADSTRGR.ADSTRS[3:0] <ul style="list-style-type: none"> ---b: Software trigger 0000b: A/D conversion start trigger pin (ADTRG0# pin) 0001b: MTU0 compare-match/input-capture A 0010b: MTU0 compare-match/input-capture B 0011b: MTU0 to 4 compare-match/input-capture A 0100b: TPU0 to 4 compare-match/input-capture A 0101b: MTU0 compare-match E 0110b: MTU0 compare-match F 0111b: MTU4 compare-match 1000b: TPU0 compare-match/input-capture A 1001b: TMR0 compare-match A 1010b: TMR2 compare-match A 																																																									

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.28 Differences in Functions and Specifications (28)

Item		RX62N Group	RX63N Group																																		
12-bit A/D converter	Registers/bits	—	<ul style="list-style-type: none"> A/D-converted extended input control register (ADEXICR) A/D temperature sensor data register (ADTSR) A/D internal reference voltage data register (ADOCDR) 																																		
		• A/D data registers 0 to 7 (ADDR0 to ADDR7)	<ul style="list-style-type: none"> A/D data registers 0 to 20 (ADDR0 to ADDR20) A/D sampling state register 01 (ADSSTR01) A/D sampling state register 23 (ADSSTR23) 																																		
10-bit A/D converter	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Input channels</td><td>(1 unit × 4 channels) × 2</td></tr> <tr> <td>Start triggers</td><td>Software trigger — MTU TMR External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)</td></tr> </table>	Input channels	(1 unit × 4 channels) × 2	Start triggers	Software trigger — MTU TMR External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Input channels</td><td>1 unit × 8 channels + 1 extended channel</td></tr> <tr> <td>Start triggers</td><td>Software trigger TPU MTU TMR External trigger (ADTRG# pin) —</td></tr> </table>	Input channels	1 unit × 8 channels + 1 extended channel	Start triggers	Software trigger TPU MTU TMR External trigger (ADTRG# pin) —																										
Input channels	(1 unit × 4 channels) × 2																																				
Start triggers	Software trigger — MTU TMR External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)																																				
Input channels	1 unit × 8 channels + 1 extended channel																																				
Start triggers	Software trigger TPU MTU TMR External trigger (ADTRG# pin) —																																				
<ul style="list-style-type: none"> A/D data registers A to D (ADDRA to D) 	<ul style="list-style-type: none"> A/D data registers A to D (ADDRA to D) A/D data registers E to H (ADDRA to H) 																																				
Registers/bits		<ul style="list-style-type: none"> A/D control/status register (ADCSR) <table border="1"> <tr> <td>b0</td><td>CH[3:0]</td><td>Channel select bits</td></tr> <tr> <td>b3</td><td>—</td><td>—</td></tr> <tr> <td>b5</td><td>ADST</td><td>A/D start bit</td></tr> <tr> <td>b6</td><td>ADIE</td><td>A/D interrupt enable bit</td></tr> </table> <ul style="list-style-type: none"> AD0.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN0 (single mode)/AN0 (scan mode) 0001b: AN1 (single mode)/AN0 and AN1 (scan mode) 0010b: AN2 (single mode)/AN0 to AN2 (scan mode) 0011b: AN3 (single mode)/AN0 to AN3 (scan mode) Setting prohibited other than above AD1.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN4 (single mode)/AN4 (scan mode) 0001b: AN5 (single mode)/AN4, 5 (scan mode) 0010b: AN6 (single mode)/AN4 to 6 (scan mode) 0011b: AN7 (single mode)/AN4 to 7 (scan mode) Setting prohibited other than above 	b0	CH[3:0]	Channel select bits	b3	—	—	b5	ADST	A/D start bit	b6	ADIE	A/D interrupt enable bit	<ul style="list-style-type: none"> A/D control/status register (ADCSR) <table border="1"> <tr> <td>b0</td><td>CH[2:0]</td><td>Channel select bits</td></tr> <tr> <td>b2</td><td>—</td><td>—</td></tr> <tr> <td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b5</td><td>ADST</td><td>A/D start bit</td></tr> <tr> <td>b6</td><td>ADIE</td><td>A/D interrupt enable bit</td></tr> </table> <ul style="list-style-type: none"> ADCSR.CH[2:0] <ul style="list-style-type: none"> 000b: AN0 (single mode)/AN0 (scan mode) 001b: AN1 (single mode)/AN0 and AN1 (scan mode) 010b: AN2 (single mode)/AN0 to AN2 (scan mode) 011b: AN3 (single mode)/AN0 to AN3 (scan mode) 100b: AN4 (single mode)/AN0 to AN4 (scan mode) 101b: AN5 (single mode)/AN0 to AN5 (scan mode) 110b: AN6 (single mode)/AN0 to AN6 (scan mode) 111b: AN7 (single mode)/AN0 to AN7 (scan mode) 	b0	CH[2:0]	Channel select bits	b2	—	—	b3	—	(Reserved bit)	b5	ADST	A/D start bit	b6	ADIE	A/D interrupt enable bit							
b0	CH[3:0]	Channel select bits																																			
b3	—	—																																			
b5	ADST	A/D start bit																																			
b6	ADIE	A/D interrupt enable bit																																			
b0	CH[2:0]	Channel select bits																																			
b2	—	—																																			
b3	—	(Reserved bit)																																			
b5	ADST	A/D start bit																																			
b6	ADIE	A/D interrupt enable bit																																			
<ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr> <td>b0</td><td>MODE[1:0]</td><td>Operation mode select bits</td></tr> <tr> <td>b1</td><td>—</td><td>—</td></tr> <tr> <td>b2</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr> <td>b3</td><td>—</td><td>—</td></tr> <tr> <td>b5</td><td>TRGS[2:0]</td><td>Trigger select bits</td></tr> <tr> <td>b7</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> AD0.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: MTU0 to MTU4 compare-match/input-capture A 010b: TMR0 compare-match 011b: A/D conversion start trigger pin (ADTRG0# pin) 100b: MTU0 compare-match/input-capture A 101b: MTU6 to MTU10 compare-match/input-capture A 110b: MTU4 compare-match 111b: MTU10 compare-match AD1.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: MTU0 to MTU4 compare-match/input-capture A 010b: TMR0 compare-match 011b: A/D conversion start trigger pin (ADTRG1# pin) 100b: MTU0 compare-match/input-capture B 101b: MTU6 to MTU10 compare-match/input-capture A 110b: MTU4 compare-match 111b: MTU10 compare-match 	b0	MODE[1:0]	Operation mode select bits	b1	—	—	b2	CKS[1:0]	Clock select bits	b3	—	—	b5	TRGS[2:0]	Trigger select bits	b7	—	—	<ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr> <td>b0</td><td>MODE[1:0]</td><td>Operation mode select bits</td></tr> <tr> <td>b1</td><td>—</td><td>—</td></tr> <tr> <td>b2</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr> <td>b3</td><td>—</td><td>—</td></tr> <tr> <td>b5</td><td>TRGS[2:0]</td><td>Trigger select bits</td></tr> <tr> <td>b7</td><td>—</td><td>—</td></tr> </table> <ul style="list-style-type: none"> ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: MTU0 to MTU4 compare-match/input-capture A 010b: TMR0 compare-match 011b: A/D conversion start trigger pin (ADTRG# pin) 100b: MTU0 compare-match/input-capture A 101b: TPU0 to MTU4 compare-match/input-capture A 110b: MTU4 compare-match 111b: TPU0 compare-match/input-capture A 	b0	MODE[1:0]	Operation mode select bits	b1	—	—	b2	CKS[1:0]	Clock select bits	b3	—	—	b5	TRGS[2:0]	Trigger select bits	b7	—	—
b0	MODE[1:0]	Operation mode select bits																																			
b1	—	—																																			
b2	CKS[1:0]	Clock select bits																																			
b3	—	—																																			
b5	TRGS[2:0]	Trigger select bits																																			
b7	—	—																																			
b0	MODE[1:0]	Operation mode select bits																																			
b1	—	—																																			
b2	CKS[1:0]	Clock select bits																																			
b3	—	—																																			
b5	TRGS[2:0]	Trigger select bits																																			
b7	—	—																																			

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.29 Differences in Functions and Specifications (29)

Item		RX62N Group			RX63N Group																																																										
10-bit A/D converter	Registers/bits	<ul style="list-style-type: none"> ADDRn format select register (ADPR) <table border="1"> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>DPSEL</td><td>ADDRn format select bit</td></tr> </table>			b4	—	(Reserved bits)	b5	—	(Reserved bit)	b6	DPSEL	ADDRn format select bit	<ul style="list-style-type: none"> A/D control register2 (ADCR2) <table border="1"> <tr><td>b4</td><td>EXSEL[1:0]</td><td>Extended analog input select bits</td></tr> <tr><td>b5</td><td>EXOEN</td><td>Extended analog output control bit</td></tr> <tr><td>b6</td><td>DPSEL</td><td>ADDRy format select bit</td></tr> </table>			b4	EXSEL[1:0]	Extended analog input select bits	b5	EXOEN	Extended analog output control bit	b6	DPSEL	ADDRy format select bit																																						
b4	—	(Reserved bits)																																																													
b5	—	(Reserved bit)																																																													
b6	DPSEL	ADDRn format select bit																																																													
b4	EXSEL[1:0]	Extended analog input select bits																																																													
b5	EXOEN	Extended analog output control bit																																																													
b6	DPSEL	ADDRy format select bit																																																													
D/A converter	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>—</td><td>—</td></tr> </table>			—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Countermeasure against interference from analog modules</td><td>Countermeasure against interference between DA and A/D converters</td></tr> </table>			Countermeasure against interference from analog modules	Countermeasure against interference between DA and A/D converters																																																				
—	—																																																														
Countermeasure against interference from analog modules	Countermeasure against interference between DA and A/D converters																																																														
Temperature sensor	Registers/bits	<table border="1"> <tr><td>—</td></tr> </table>			—	<ul style="list-style-type: none"> D/A A/D synchronous start control register (DAADSCR) Temperature sensor control register (TSCR) 																																																									
—																																																															
Flash memory for code storage	Registers/bits	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Memory space</td><td>User area: up to 512 KB</td></tr> <tr><td></td><td>User boot area: 16 KB</td></tr> <tr><td>Write unit</td><td>256-byte units</td></tr> <tr><td>Block structure</td><td>4 KB × 8 blocks</td></tr> <tr><td></td><td>16 KB × 30 blocks</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td>BG0 (background operation) function</td><td> <ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. </td></tr> <tr><td>On-board programming</td><td>Boot mode</td></tr> <tr><td></td><td>USB boot mode</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>User program mode</td></tr> <tr><td>Off-board programming</td><td>The user MAT and user boot MAT areas can be programmed using a PROM writer</td></tr> <tr><td>Protection functions</td><td>Error protection</td></tr> </table>			Memory space	User area: up to 512 KB		User boot area: 16 KB	Write unit	256-byte units	Block structure	4 KB × 8 blocks		16 KB × 30 blocks		—		—	BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 	On-board programming	Boot mode		USB boot mode		—		User program mode	Off-board programming	The user MAT and user boot MAT areas can be programmed using a PROM writer	Protection functions	Error protection	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Memory space</td><td>User area: up to 2 MB</td></tr> <tr><td></td><td>User boot area: 16 KB</td></tr> <tr><td>Write unit</td><td>128-byte units</td></tr> <tr><td>Block structure</td><td>4 KB × 8 blocks</td></tr> <tr><td></td><td>16 KB × 30 blocks</td></tr> <tr><td></td><td>32 KB × 16 blocks</td></tr> <tr><td></td><td>64 KB × 16 blocks</td></tr> <tr><td>BG0 (background operation) function</td><td>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</td></tr> <tr><td>On-board programming</td><td>Boot mode</td></tr> <tr><td></td><td>USB boot mode</td></tr> <tr><td></td><td>User boot mode</td></tr> <tr><td></td><td>User program mode</td></tr> <tr><td>Off-board programming</td><td>The user area and the user boot area can be programmed using a Flash programmer.</td></tr> <tr><td>Protection functions</td><td>FCU command-locked state</td></tr> </table>			Memory space	User area: up to 2 MB		User boot area: 16 KB	Write unit	128-byte units	Block structure	4 KB × 8 blocks		16 KB × 30 blocks		32 KB × 16 blocks		64 KB × 16 blocks	BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.	On-board programming	Boot mode		USB boot mode		User boot mode		User program mode	Off-board programming	The user area and the user boot area can be programmed using a Flash programmer.	Protection functions	FCU command-locked state
Memory space	User area: up to 512 KB																																																														
	User boot area: 16 KB																																																														
Write unit	256-byte units																																																														
Block structure	4 KB × 8 blocks																																																														
	16 KB × 30 blocks																																																														
	—																																																														
	—																																																														
BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 																																																														
On-board programming	Boot mode																																																														
	USB boot mode																																																														
	—																																																														
	User program mode																																																														
Off-board programming	The user MAT and user boot MAT areas can be programmed using a PROM writer																																																														
Protection functions	Error protection																																																														
Memory space	User area: up to 2 MB																																																														
	User boot area: 16 KB																																																														
Write unit	128-byte units																																																														
Block structure	4 KB × 8 blocks																																																														
	16 KB × 30 blocks																																																														
	32 KB × 16 blocks																																																														
	64 KB × 16 blocks																																																														
BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.																																																														
On-board programming	Boot mode																																																														
	USB boot mode																																																														
	User boot mode																																																														
	User program mode																																																														
Off-board programming	The user area and the user boot area can be programmed using a Flash programmer.																																																														
Protection functions	FCU command-locked state																																																														
	Registers/bits	<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b1</td><td>FCUERR</td><td>FCU error bit</td></tr> <tr><td></td><td colspan="2"> <ul style="list-style-type: none"> b1 and b0: Reserved bits The read value is undefined. Writing to these bits has no effect. </td></tr> </table>			b0	—	(Reserved bits)	b1	FCUERR	FCU error bit		<ul style="list-style-type: none"> b1 and b0: Reserved bits The read value is undefined. Writing to these bits has no effect. 		<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b1</td><td>FCUERR</td><td>FCU error flag</td></tr> <tr><td></td><td colspan="2"> <ul style="list-style-type: none"> b1 and b0: Reserved bits These bits are read as 0. Writing to them has no effect. </td></tr> </table>			b0	—	(Reserved bits)	b1	FCUERR	FCU error flag		<ul style="list-style-type: none"> b1 and b0: Reserved bits These bits are read as 0. Writing to them has no effect. 																																							
b0	—	(Reserved bits)																																																													
b1	FCUERR	FCU error bit																																																													
	<ul style="list-style-type: none"> b1 and b0: Reserved bits The read value is undefined. Writing to these bits has no effect. 																																																														
b0	—	(Reserved bits)																																																													
b1	FCUERR	FCU error flag																																																													
	<ul style="list-style-type: none"> b1 and b0: Reserved bits These bits are read as 0. Writing to them has no effect. 																																																														
		<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>Data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td colspan="2"> <ul style="list-style-type: none"> FENTRYR.FENTRY0 FENTRY0: 512 KB/384 KB/256 KB </td></tr> </table>			b0	FENTRY0	ROM P/E mode entry bit 0	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b7	FENTRYD	Data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15	<ul style="list-style-type: none"> FENTRYR.FENTRY0 FENTRY0: 512 KB/384 KB/256 KB 		<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>FENTRY1</td><td>ROM P/E mode entry bit 1</td></tr> <tr><td>b2</td><td>FENTRY2</td><td>ROM P/E mode entry bit 2</td></tr> <tr><td>b3</td><td>FENTRY3</td><td>ROM P/E mode entry bit 3</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td colspan="2"> <ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB/1.5 MB/1.0 MB/768 KB/512 KB/256 KB FENTRY1: 2 MB/1.5 MB/1.0 MB/768 KB FENTRY2: 2 MB/1.5 MB FENTRY3: 2 MB </td></tr> </table>			b0	FENTRY0	ROM P/E mode entry bit 0	b1	FENTRY1	ROM P/E mode entry bit 1	b2	FENTRY2	ROM P/E mode entry bit 2	b3	FENTRY3	ROM P/E mode entry bit 3	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15	<ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB/1.5 MB/1.0 MB/768 KB/512 KB/256 KB FENTRY1: 2 MB/1.5 MB/1.0 MB/768 KB FENTRY2: 2 MB/1.5 MB FENTRY3: 2 MB 															
b0	FENTRY0	ROM P/E mode entry bit 0																																																													
b1	—	(Reserved bit)																																																													
b2	—	(Reserved bit)																																																													
b3	—	(Reserved bit)																																																													
b7	FENTRYD	Data flash P/E mode entry bit																																																													
b8	FEKEY[7:0]	Key code																																																													
b15	<ul style="list-style-type: none"> FENTRYR.FENTRY0 FENTRY0: 512 KB/384 KB/256 KB 																																																														
b0	FENTRY0	ROM P/E mode entry bit 0																																																													
b1	FENTRY1	ROM P/E mode entry bit 1																																																													
b2	FENTRY2	ROM P/E mode entry bit 2																																																													
b3	FENTRY3	ROM P/E mode entry bit 3																																																													
b7	FENTRYD	E2 data flash P/E mode entry bit																																																													
b8	FEKEY[7:0]	Key code																																																													
b15	<ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB/1.5 MB/1.0 MB/768 KB/512 KB/256 KB FENTRY1: 2 MB/1.5 MB/1.0 MB/768 KB FENTRY2: 2 MB/1.5 MB FENTRY3: 2 MB 																																																														
		<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <table border="1"> <tr><td>b0</td><td>PCKA[7:0]</td><td>Peripheral clock notification bits</td></tr> <tr><td>b7</td><td colspan="2"> Bits used to set the peripheral clock (PCLK) during write or erase of ROM or data flash. </td></tr> </table>			b0	PCKA[7:0]	Peripheral clock notification bits	b7	Bits used to set the peripheral clock (PCLK) during write or erase of ROM or data flash.		<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <table border="1"> <tr><td>b0</td><td>PCKA[7:0]</td><td>Peripheral clock notification bits</td></tr> <tr><td>b7</td><td colspan="2"> Bits used to set the FlashIF clock (FCLK) during P/E of ROM or E2 data flash. </td></tr> </table>			b0	PCKA[7:0]	Peripheral clock notification bits	b7	Bits used to set the FlashIF clock (FCLK) during P/E of ROM or E2 data flash.																																													
b0	PCKA[7:0]	Peripheral clock notification bits																																																													
b7	Bits used to set the peripheral clock (PCLK) during write or erase of ROM or data flash.																																																														
b0	PCKA[7:0]	Peripheral clock notification bits																																																													
b7	Bits used to set the FlashIF clock (FCLK) during P/E of ROM or E2 data flash.																																																														

Table 2.30 Differences in Functions and Specifications (30)

Item		RX62N Group		RX63N Group																																																																																																																						
Flash memory for data storage	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reading via the peripheral bus</td><td>A read operation takes three cycles of PCLK3 in words or bytes.</td></tr> <tr> <td>Write unit</td><td>8-byte or 128-byte units</td></tr> <tr> <td>BG0 (background operation) function</td><td> <ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. </td></tr> <tr> <td>Programming command</td><td>2nd cycle data: 04h (8 bytes) 40h (128 bytes)</td></tr> <tr> <td>Block structure</td><td>2 KB × 16 blocks</td></tr> <tr> <td>Blank check unit</td><td>2 KB/8-byte units</td></tr> <tr> <td>On-board programming</td><td> <table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB (user) boot mode</td> </tr> <tr> <td>—</td> </tr> <tr> <td>User program mode</td> </tr> </table> </td></tr> <tr> <td>Protect function</td><td>Error protect function</td></tr> </table>	Reading via the peripheral bus	A read operation takes three cycles of PCLK3 in words or bytes.	Write unit	8-byte or 128-byte units	BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 	Programming command	2nd cycle data: 04h (8 bytes) 40h (128 bytes)	Block structure	2 KB × 16 blocks	Blank check unit	2 KB/8-byte units	On-board programming	<table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB (user) boot mode</td> </tr> <tr> <td>—</td> </tr> <tr> <td>User program mode</td> </tr> </table>	Boot mode	USB (user) boot mode	—	User program mode	Protect function	Error protect function	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reading via the peripheral bus</td><td>A read operation takes three cycles of FCLK6 in words or bytes.</td></tr> <tr> <td>Write unit</td><td>2-byte units</td></tr> <tr> <td>BG0 (background operation) function</td><td>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</td></tr> <tr> <td>Programming command</td><td>2nd cycle data: 01h (2 bytes)</td></tr> <tr> <td>Block structure</td><td>32 byte × 1024 blocks</td></tr> <tr> <td>Blank check unit</td><td>2 KB/2-byte units</td></tr> <tr> <td>On-board programming</td><td> <table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB boot mode</td> </tr> <tr> <td>User boot mode</td> </tr> <tr> <td>User program mode</td> </tr> </table> </td></tr> <tr> <td>Protect function</td><td>FCU command clock function</td></tr> </table>	Reading via the peripheral bus	A read operation takes three cycles of FCLK6 in words or bytes.	Write unit	2-byte units	BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.	Programming command	2nd cycle data: 01h (2 bytes)	Block structure	32 byte × 1024 blocks	Blank check unit	2 KB/2-byte units	On-board programming	<table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB boot mode</td> </tr> <tr> <td>User boot mode</td> </tr> <tr> <td>User program mode</td> </tr> </table>	Boot mode	USB boot mode	User boot mode	User program mode	Protect function	FCU command clock function																																																																															
Reading via the peripheral bus	A read operation takes three cycles of PCLK3 in words or bytes.																																																																																																																									
Write unit	8-byte or 128-byte units																																																																																																																									
BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 																																																																																																																									
Programming command	2nd cycle data: 04h (8 bytes) 40h (128 bytes)																																																																																																																									
Block structure	2 KB × 16 blocks																																																																																																																									
Blank check unit	2 KB/8-byte units																																																																																																																									
On-board programming	<table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB (user) boot mode</td> </tr> <tr> <td>—</td> </tr> <tr> <td>User program mode</td> </tr> </table>	Boot mode	USB (user) boot mode	—	User program mode																																																																																																																					
Boot mode																																																																																																																										
USB (user) boot mode																																																																																																																										
—																																																																																																																										
User program mode																																																																																																																										
Protect function	Error protect function																																																																																																																									
Reading via the peripheral bus	A read operation takes three cycles of FCLK6 in words or bytes.																																																																																																																									
Write unit	2-byte units																																																																																																																									
BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.																																																																																																																									
Programming command	2nd cycle data: 01h (2 bytes)																																																																																																																									
Block structure	32 byte × 1024 blocks																																																																																																																									
Blank check unit	2 KB/2-byte units																																																																																																																									
On-board programming	<table border="1"> <tr> <td>Boot mode</td> </tr> <tr> <td>USB boot mode</td> </tr> <tr> <td>User boot mode</td> </tr> <tr> <td>User program mode</td> </tr> </table>	Boot mode	USB boot mode	User boot mode	User program mode																																																																																																																					
Boot mode																																																																																																																										
USB boot mode																																																																																																																										
User boot mode																																																																																																																										
User program mode																																																																																																																										
Protect function	FCU command clock function																																																																																																																									
Registers/bits	<ul style="list-style-type: none"> Data flash read enable register 0 (DFLRE0) <table border="1"> <tr> <td>b0</td><td>DBRE00</td><td>DB00 block read enable bit</td></tr> <tr> <td>b1</td><td>DBRE01</td><td>DB01 block read enable bit</td></tr> <tr> <td>b2</td><td>DBRE02</td><td>DB02 block read enable bit</td></tr> <tr> <td>b3</td><td>DBRE03</td><td>DB03 block read enable bit</td></tr> <tr> <td>b4</td><td>DBRE04</td><td>DB04 block read enable bit</td></tr> <tr> <td>b5</td><td>DBRE05</td><td>DB05 block read enable bit</td></tr> <tr> <td>b6</td><td>DBRE06</td><td>DB06 block read enable bit</td></tr> <tr> <td>b7</td><td>DBRE07</td><td>DB07 block read enable bit</td></tr> <tr> <td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> Data flash read enable register 1 (DFLRE1) <table border="1"> <tr> <td>b0</td><td>DBRE08</td><td>DB08 block read enable bit</td></tr> <tr> <td>b1</td><td>DBRE09</td><td>DB09 block read enable bit</td></tr> <tr> <td>b2</td><td>DBRE10</td><td>DB10 block read enable bit</td></tr> <tr> <td>b3</td><td>DBRE11</td><td>DB11 block read enable bit</td></tr> <tr> <td>b4</td><td>DBRE12</td><td>DB12 block read enable bit</td></tr> <tr> <td>b5</td><td>DBRE13</td><td>DB13 block read enable bit</td></tr> <tr> <td>b6</td><td>DBRE14</td><td>DB14 block read enable bit</td></tr> <tr> <td>b7</td><td>DBRE15</td><td>DB15 block read enable bit</td></tr> <tr> <td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table>	b0	DBRE00	DB00 block read enable bit	b1	DBRE01	DB01 block read enable bit	b2	DBRE02	DB02 block read enable bit	b3	DBRE03	DB03 block read enable bit	b4	DBRE04	DB04 block read enable bit	b5	DBRE05	DB05 block read enable bit	b6	DBRE06	DB06 block read enable bit	b7	DBRE07	DB07 block read enable bit	b8	KEY[7:0]	Key code	b15			b0	DBRE08	DB08 block read enable bit	b1	DBRE09	DB09 block read enable bit	b2	DBRE10	DB10 block read enable bit	b3	DBRE11	DB11 block read enable bit	b4	DBRE12	DB12 block read enable bit	b5	DBRE13	DB13 block read enable bit	b6	DBRE14	DB14 block read enable bit	b7	DBRE15	DB15 block read enable bit	b8	KEY[7:0]	Key code	b15			<ul style="list-style-type: none"> E2 data flash read enable register 0 (DFLRE0) <table border="1"> <tr> <td>b0</td><td>DBRE00</td><td>0000-0063 block read enable bit</td></tr> <tr> <td>b1</td><td>DBRE01</td><td>0064-0127 block read enable bit</td></tr> <tr> <td>b2</td><td>DBRE02</td><td>0128-0191 block read enable bit</td></tr> <tr> <td>b3</td><td>DBRE03</td><td>0192-0255 block read enable bit</td></tr> <tr> <td>b4</td><td>DBRE04</td><td>0256-0319 block read enable bit</td></tr> <tr> <td>b5</td><td>DBRE05</td><td>0320-0383 block read enable bit</td></tr> <tr> <td>b6</td><td>DBRE06</td><td>0384-0447 block read enable bit</td></tr> <tr> <td>b7</td><td>DBRE07</td><td>0448-0511 block read enable bit</td></tr> <tr> <td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> E2 data flash read enable register 1 (DFLRE1) <table border="1"> <tr> <td>b0</td><td>DBRE08</td><td>0512-0575 block read enable bit</td></tr> <tr> <td>b1</td><td>DBRE09</td><td>0576-0639 block read enable bit</td></tr> <tr> <td>b2</td><td>DBRE10</td><td>0640-0703 block read enable bit</td></tr> <tr> <td>b3</td><td>DBRE11</td><td>0704-0767 block read enable bit</td></tr> <tr> <td>b4</td><td>DBRE12</td><td>0768-0831 block read enable bit</td></tr> <tr> <td>b5</td><td>DBRE13</td><td>0832-0895 block read enable bit</td></tr> <tr> <td>b6</td><td>DBRE14</td><td>0896-0959 block read enable bit</td></tr> <tr> <td>b7</td><td>DBRE15</td><td>0960-1023 block read enable bit</td></tr> <tr> <td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr> <td>b15</td><td></td><td></td></tr> </table>	b0	DBRE00	0000-0063 block read enable bit	b1	DBRE01	0064-0127 block read enable bit	b2	DBRE02	0128-0191 block read enable bit	b3	DBRE03	0192-0255 block read enable bit	b4	DBRE04	0256-0319 block read enable bit	b5	DBRE05	0320-0383 block read enable bit	b6	DBRE06	0384-0447 block read enable bit	b7	DBRE07	0448-0511 block read enable bit	b8	KEY[7:0]	Key code	b15			b0	DBRE08	0512-0575 block read enable bit	b1	DBRE09	0576-0639 block read enable bit	b2	DBRE10	0640-0703 block read enable bit	b3	DBRE11	0704-0767 block read enable bit	b4	DBRE12	0768-0831 block read enable bit	b5	DBRE13	0832-0895 block read enable bit	b6	DBRE14	0896-0959 block read enable bit	b7	DBRE15	0960-1023 block read enable bit	b8	KEY[7:0]	Key code	b15		
b0	DBRE00	DB00 block read enable bit																																																																																																																								
b1	DBRE01	DB01 block read enable bit																																																																																																																								
b2	DBRE02	DB02 block read enable bit																																																																																																																								
b3	DBRE03	DB03 block read enable bit																																																																																																																								
b4	DBRE04	DB04 block read enable bit																																																																																																																								
b5	DBRE05	DB05 block read enable bit																																																																																																																								
b6	DBRE06	DB06 block read enable bit																																																																																																																								
b7	DBRE07	DB07 block read enable bit																																																																																																																								
b8	KEY[7:0]	Key code																																																																																																																								
b15																																																																																																																										
b0	DBRE08	DB08 block read enable bit																																																																																																																								
b1	DBRE09	DB09 block read enable bit																																																																																																																								
b2	DBRE10	DB10 block read enable bit																																																																																																																								
b3	DBRE11	DB11 block read enable bit																																																																																																																								
b4	DBRE12	DB12 block read enable bit																																																																																																																								
b5	DBRE13	DB13 block read enable bit																																																																																																																								
b6	DBRE14	DB14 block read enable bit																																																																																																																								
b7	DBRE15	DB15 block read enable bit																																																																																																																								
b8	KEY[7:0]	Key code																																																																																																																								
b15																																																																																																																										
b0	DBRE00	0000-0063 block read enable bit																																																																																																																								
b1	DBRE01	0064-0127 block read enable bit																																																																																																																								
b2	DBRE02	0128-0191 block read enable bit																																																																																																																								
b3	DBRE03	0192-0255 block read enable bit																																																																																																																								
b4	DBRE04	0256-0319 block read enable bit																																																																																																																								
b5	DBRE05	0320-0383 block read enable bit																																																																																																																								
b6	DBRE06	0384-0447 block read enable bit																																																																																																																								
b7	DBRE07	0448-0511 block read enable bit																																																																																																																								
b8	KEY[7:0]	Key code																																																																																																																								
b15																																																																																																																										
b0	DBRE08	0512-0575 block read enable bit																																																																																																																								
b1	DBRE09	0576-0639 block read enable bit																																																																																																																								
b2	DBRE10	0640-0703 block read enable bit																																																																																																																								
b3	DBRE11	0704-0767 block read enable bit																																																																																																																								
b4	DBRE12	0768-0831 block read enable bit																																																																																																																								
b5	DBRE13	0832-0895 block read enable bit																																																																																																																								
b6	DBRE14	0896-0959 block read enable bit																																																																																																																								
b7	DBRE15	0960-1023 block read enable bit																																																																																																																								
b8	KEY[7:0]	Key code																																																																																																																								
b15																																																																																																																										

RX62N Group, RX63N Group Differences between RX62N Group and RX63N Group

Table 2.31 Differences in Functions and Specifications (31)

Item		RX62N Group			RX63N Group																																																																																																																																																																																											
Flash memory for data storage	Registers/bits	<ul style="list-style-type: none"> Data flash programming/erasure enable register 0 (DFLWE0) <table border="1"> <tr><td>b0</td><td>DBWE00</td><td>DB00 block programming/erasure enable bit</td></tr> <tr><td>b1</td><td>DBWE01</td><td>DB01 block programming/erasure enable bit</td></tr> <tr><td>b2</td><td>DBWE02</td><td>DB02 block programming/erasure enable bit</td></tr> <tr><td>b3</td><td>DBWE03</td><td>DB03 block programming/erasure enable bit</td></tr> <tr><td>b4</td><td>DBWE04</td><td>DB04 block programming/erasure enable bit</td></tr> <tr><td>b5</td><td>DBWE05</td><td>DB05 block programming/erasure enable bit</td></tr> <tr><td>b6</td><td>DBWE06</td><td>DB06 block programming/erasure enable bit</td></tr> <tr><td>b7</td><td>DBWE07</td><td>DB07 block programming/erasure enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> Data flash programming/erasure enable register 1 (DFLWE1) <table border="1"> <tr><td>b0</td><td>DBWE08</td><td>DB08 block programming/erasure enable bit</td></tr> <tr><td>b1</td><td>DBWE09</td><td>DB09 block programming/erasure enable bit</td></tr> <tr><td>b2</td><td>DBWE10</td><td>DB10 block programming/erasure enable bit</td></tr> <tr><td>b3</td><td>DBWE11</td><td>DB11 block programming/erasure enable bit</td></tr> <tr><td>b4</td><td>DBWE12</td><td>DB12 block programming/erasure enable bit</td></tr> <tr><td>b5</td><td>DBWE13</td><td>DB13 block programming/erasure enable bit</td></tr> <tr><td>b6</td><td>DBWE14</td><td>DB14 block programming/erasure enable bit</td></tr> <tr><td>b7</td><td>DBWE15</td><td>DB15 block programming/erasure enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>Data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> FENTRYR.FENTRY0 FENTRY0: 512 KB/384 KB/256 KB <ul style="list-style-type: none"> Data flash blank check control register (DFLBCCNT) <table border="1"> <tr><td>b0</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>BCADR [7:0]</td><td>Blank check address setting bits</td></tr> <tr><td>b10</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table>	b0	DBWE00	DB00 block programming/erasure enable bit	b1	DBWE01	DB01 block programming/erasure enable bit	b2	DBWE02	DB02 block programming/erasure enable bit	b3	DBWE03	DB03 block programming/erasure enable bit	b4	DBWE04	DB04 block programming/erasure enable bit	b5	DBWE05	DB05 block programming/erasure enable bit	b6	DBWE06	DB06 block programming/erasure enable bit	b7	DBWE07	DB07 block programming/erasure enable bit	b8	KEY[7:0]	Key code	b15			b0	DBWE08	DB08 block programming/erasure enable bit	b1	DBWE09	DB09 block programming/erasure enable bit	b2	DBWE10	DB10 block programming/erasure enable bit	b3	DBWE11	DB11 block programming/erasure enable bit	b4	DBWE12	DB12 block programming/erasure enable bit	b5	DBWE13	DB13 block programming/erasure enable bit	b6	DBWE14	DB14 block programming/erasure enable bit	b7	DBWE15	DB15 block programming/erasure enable bit	b8	KEY[7:0]	Key code	b15			b0	FENTRY0	ROM P/E mode entry bit 0	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b7	FENTRYD	Data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15			b0	BCSIZE	Blank check size setting bit	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	BCADR [7:0]	Blank check address setting bits	b10	—	(Reserved bit)	b15			<ul style="list-style-type: none"> E2 data flash programming/erasure enable register 0 (DFLWE0) <table border="1"> <tr><td>b0</td><td>DBWE00</td><td>0000-0063 block P/E enable bit</td></tr> <tr><td>b1</td><td>DBWE01</td><td>0064-0127 block P/E enable bit</td></tr> <tr><td>b2</td><td>DBWE02</td><td>0128-0191 block P/E enable bit</td></tr> <tr><td>b3</td><td>DBWE03</td><td>0192-0255 block P/E enable bit</td></tr> <tr><td>b4</td><td>DBWE04</td><td>0256-0319 block P/E enable bit</td></tr> <tr><td>b5</td><td>DBWE05</td><td>0320-0383 block P/E enable bit</td></tr> <tr><td>b6</td><td>DBWE06</td><td>0384-0447 block P/E enable bit</td></tr> <tr><td>b7</td><td>DBWE07</td><td>0448-0511 block P/E enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> E2 data flash P/E enable register 1 (DFLWE1) <table border="1"> <tr><td>b0</td><td>DBWE08</td><td>0512-0575 block P/E enable bit</td></tr> <tr><td>b1</td><td>DBWE09</td><td>0576-0639 block P/E enable bit</td></tr> <tr><td>b2</td><td>DBWE10</td><td>0640-0703 block P/E enable bit</td></tr> <tr><td>b3</td><td>DBWE11</td><td>0704-0767 block P/E enable bit</td></tr> <tr><td>b4</td><td>DBWE12</td><td>0768-0831 block P/E enable bit</td></tr> <tr><td>b5</td><td>DBWE13</td><td>0832-0895 block P/E enable bit</td></tr> <tr><td>b6</td><td>DBWE14</td><td>0896-0959 block P/E enable bit</td></tr> <tr><td>b7</td><td>DBWE15</td><td>0960-1023 block P/E enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>FENTRY1</td><td>ROM P/E mode entry bit 1</td></tr> <tr><td>b2</td><td>FENTRY2</td><td>ROM P/E mode entry bit 2</td></tr> <tr><td>b3</td><td>FENTRY3</td><td>ROM P/E mode entry bit 3</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB/1.5 MB/1.0 MB/768 KB/512 KB/256 KB FENTRY1: 2 MB/1.5 MB/1.0 MB/768 KB FENTRY2: 2 MB/1.5 MB FENTRY3: 2 MB <ul style="list-style-type: none"> E2 data flash blank check control register (DFLBCCNT) <table border="1"> <tr><td>b0</td><td>BCADR [10:0]</td><td>Blank check address setting bits</td></tr> <tr><td>b10</td><td></td><td></td></tr> <tr><td>b15</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> </table>	b0	DBWE00	0000-0063 block P/E enable bit	b1	DBWE01	0064-0127 block P/E enable bit	b2	DBWE02	0128-0191 block P/E enable bit	b3	DBWE03	0192-0255 block P/E enable bit	b4	DBWE04	0256-0319 block P/E enable bit	b5	DBWE05	0320-0383 block P/E enable bit	b6	DBWE06	0384-0447 block P/E enable bit	b7	DBWE07	0448-0511 block P/E enable bit	b8	KEY[7:0]	Key code	b15			b0	DBWE08	0512-0575 block P/E enable bit	b1	DBWE09	0576-0639 block P/E enable bit	b2	DBWE10	0640-0703 block P/E enable bit	b3	DBWE11	0704-0767 block P/E enable bit	b4	DBWE12	0768-0831 block P/E enable bit	b5	DBWE13	0832-0895 block P/E enable bit	b6	DBWE14	0896-0959 block P/E enable bit	b7	DBWE15	0960-1023 block P/E enable bit	b8	KEY[7:0]	Key code	b15			b0	FENTRY0	ROM P/E mode entry bit 0	b1	FENTRY1	ROM P/E mode entry bit 1	b2	FENTRY2	ROM P/E mode entry bit 2	b3	FENTRY3	ROM P/E mode entry bit 3	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15			b0	BCADR [10:0]	Blank check address setting bits	b10			b15	BCSIZE	Blank check size setting bit
b0	DBWE00	DB00 block programming/erasure enable bit																																																																																																																																																																																														
b1	DBWE01	DB01 block programming/erasure enable bit																																																																																																																																																																																														
b2	DBWE02	DB02 block programming/erasure enable bit																																																																																																																																																																																														
b3	DBWE03	DB03 block programming/erasure enable bit																																																																																																																																																																																														
b4	DBWE04	DB04 block programming/erasure enable bit																																																																																																																																																																																														
b5	DBWE05	DB05 block programming/erasure enable bit																																																																																																																																																																																														
b6	DBWE06	DB06 block programming/erasure enable bit																																																																																																																																																																																														
b7	DBWE07	DB07 block programming/erasure enable bit																																																																																																																																																																																														
b8	KEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	DBWE08	DB08 block programming/erasure enable bit																																																																																																																																																																																														
b1	DBWE09	DB09 block programming/erasure enable bit																																																																																																																																																																																														
b2	DBWE10	DB10 block programming/erasure enable bit																																																																																																																																																																																														
b3	DBWE11	DB11 block programming/erasure enable bit																																																																																																																																																																																														
b4	DBWE12	DB12 block programming/erasure enable bit																																																																																																																																																																																														
b5	DBWE13	DB13 block programming/erasure enable bit																																																																																																																																																																																														
b6	DBWE14	DB14 block programming/erasure enable bit																																																																																																																																																																																														
b7	DBWE15	DB15 block programming/erasure enable bit																																																																																																																																																																																														
b8	KEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	FENTRY0	ROM P/E mode entry bit 0																																																																																																																																																																																														
b1	—	(Reserved bit)																																																																																																																																																																																														
b2	—	(Reserved bit)																																																																																																																																																																																														
b3	—	(Reserved bit)																																																																																																																																																																																														
b7	FENTRYD	Data flash P/E mode entry bit																																																																																																																																																																																														
b8	FEKEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	BCSIZE	Blank check size setting bit																																																																																																																																																																																														
b1	—	(Reserved bit)																																																																																																																																																																																														
b2	—	(Reserved bit)																																																																																																																																																																																														
b3	BCADR [7:0]	Blank check address setting bits																																																																																																																																																																																														
b10	—	(Reserved bit)																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	DBWE00	0000-0063 block P/E enable bit																																																																																																																																																																																														
b1	DBWE01	0064-0127 block P/E enable bit																																																																																																																																																																																														
b2	DBWE02	0128-0191 block P/E enable bit																																																																																																																																																																																														
b3	DBWE03	0192-0255 block P/E enable bit																																																																																																																																																																																														
b4	DBWE04	0256-0319 block P/E enable bit																																																																																																																																																																																														
b5	DBWE05	0320-0383 block P/E enable bit																																																																																																																																																																																														
b6	DBWE06	0384-0447 block P/E enable bit																																																																																																																																																																																														
b7	DBWE07	0448-0511 block P/E enable bit																																																																																																																																																																																														
b8	KEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	DBWE08	0512-0575 block P/E enable bit																																																																																																																																																																																														
b1	DBWE09	0576-0639 block P/E enable bit																																																																																																																																																																																														
b2	DBWE10	0640-0703 block P/E enable bit																																																																																																																																																																																														
b3	DBWE11	0704-0767 block P/E enable bit																																																																																																																																																																																														
b4	DBWE12	0768-0831 block P/E enable bit																																																																																																																																																																																														
b5	DBWE13	0832-0895 block P/E enable bit																																																																																																																																																																																														
b6	DBWE14	0896-0959 block P/E enable bit																																																																																																																																																																																														
b7	DBWE15	0960-1023 block P/E enable bit																																																																																																																																																																																														
b8	KEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	FENTRY0	ROM P/E mode entry bit 0																																																																																																																																																																																														
b1	FENTRY1	ROM P/E mode entry bit 1																																																																																																																																																																																														
b2	FENTRY2	ROM P/E mode entry bit 2																																																																																																																																																																																														
b3	FENTRY3	ROM P/E mode entry bit 3																																																																																																																																																																																														
b7	FENTRYD	E2 data flash P/E mode entry bit																																																																																																																																																																																														
b8	FEKEY[7:0]	Key code																																																																																																																																																																																														
b15																																																																																																																																																																																																
b0	BCADR [10:0]	Blank check address setting bits																																																																																																																																																																																														
b10																																																																																																																																																																																																
b15	BCSIZE	Blank check size setting bit																																																																																																																																																																																														

3. Reference Documents

RX62N Group, RX621 Group User's Manual: Hardware Rev.1.30

RX63N Group, RX631 Group User's Manual: Hardware Rev.1.50

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest information can be downloaded from the Renesas Electronics website.)

Website and Support

Renesas Electronics website

<http://www.renesas.com>

Inquiries

<http://www.renesas.com/contact/>

REVISION HISTORY		RX62N Group, RX63N Group Application Note Differences between RX62N Group and RX63N Group	
Rev.	Date	Description	
		Page	Summary
1.00	Sep. 26, 2013	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

- Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implants etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavours to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141