

RX610 Group, RX630 Group

R01AN1080EJ0100

Rev.1.00

Feb. 08, 2013

Differences between RX610 Group and RX630 Group

Abstract

This application note provides reference information on the differences between RX610 Group and RX630 Group microcontrollers.

Products

RX610 Group, RX630 Group

Contents

- 1. Switching from the RX610 Group to the RX630 Group..... 3
 - 1.1 Newly Added Functions 3
 - 1.2 Eliminated Functions..... 3
 - 1.3 Modified Functions 4
 - 1.3.1 Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions 4
 - 1.3.2 Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller..... 4
 - 1.3.3 Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions 4
 - 1.4 Compatible Functions 4
 - 1.4.1 Compatible Functions 4
 - 1.4.2 Backward-Compatible Function..... 4
- 2. Description of Differences 5
 - 2.1 Differences in Functions and Specifications 5
- 3. Reference Documents..... 36

1. Switching from the RX610 Group to the RX630 Group

The RX610 Group and RX630 Group are not interchangeable devices. Therefore, care must be exercised when switching to the RX630 Group. For details, see section 2., Description of Differences, as well as RX610 Group—User's Manual: Hardware and RX630 Group—User's Manual: Hardware.

1.1 Newly Added Functions

- (1) Power-on reset (POR) circuit
- (2) Software reset
- (3) Cold start/warm start determination function
- (4) Option-setting memory
- (5) Voltage detection circuit (LVDA)
- (6) Low-speed on-chip oscillator (LOCO), high-speed on-chip oscillator (HOCO)
- (7) Frequency measurement circuit (MCK)
- (8) Battery backup function
- (9) Register write protection function
- (10) Memory-protection unit (MPU)
- (11) Multi-function pin controller (MPC)
- (12) Multi-function timer pulse unit 2 (MTU2a)
- (13) Port output enable 2 (POE2a)
- (14) Realtime clock (RTCa)
- (15) Independent watchdog timer (IWDtA)
- (16) USB 2.0 function module (USBa)
- (17) Serial peripheral interface (RSPI)
- (18) IEBus controller (IEB)
- (19) 12-bit A/D converter (S12ADa)
- (20) Temperature sensor

1.2 Eliminated Functions

- (1) MD1 pin (mode 1 pin), MDE pin (endian selection pin)
- (2) MD1 pin and MDE pin status flags (MD1 and MDE in MDMONR)
- (3) On-chip ROM startup status flag (IROM in MDSR), etc.
- (4) Reset control/status register (RSTCSR)
- (5) Standby timer select bits (STS4 to STS0 in SBYCR)
- (6) Deep standby wait control register (DPSWCR)
- (7) Interrupt request destination setting register i (ISELRi) (i = interrupt vector number)
- (8) IRQ detection enable register n (IRQERn) (n = 0 to 15)
- (9) Software standby release IRQ enable register (SSIER)

1.3 Modified Functions

1.3.1 Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions

- (1) MCU operation mode entry methods: MD pin eliminated, UB codes A and B added.
- (2) Endian determination method: Bits MDE2 to MDE0 in MDEB and MDES
- (3) Clock oscillator circuit: Low-speed on-chip oscillator (LOCO) startup, PLL frequency division, and oscillation stop detection added, etc.
- (4) Low power consumption functions: Oscillation settling time modified, etc.
- (5) Interrupt controller (ICUb): Interrupt priority level (max.): 7 → 15, group interrupts, unit selection, etc.
- (6) Buses: Address/data multiplex bus, peripheral bus update bus priority added, etc.
- (7) DMA controller (DMACA): Operand and transfer methods modified, etc.
- (8) Data transfer controller (DTCa): Bus priority modified, change transfer after repeat transfer eliminated.
- (9) I/O ports: Modifications to multi-function pin controller, etc.
- (10) Watchdog timer (WDTA): 8-bit → 14-bit
- (11) 10-bit A/D converter (ADb): 4 channels × 4 units → (8 channels × 1 unit) × 1 extended channel
- (12) ROM (flash memory for code storage): Write units modified, etc.
- (13) Data flash (flash memory for data storage): Block and write units modified.
- (14) Boundary scan: Command structure and ID codes modified.

1.3.2 Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller

- (1) Serial communications interfaces (SCId and SCId): 7 channels → 13 channels, functions added, etc.

1.3.3 Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions

- (1) Programmable pulse generator (PPG): Trigger sources modified.

1.4 Compatible Functions

1.4.1 Compatible Functions

- (1) 8-bit timer (TMR)
- (2) Compare match timer (CMT)
- (3) CRC calculator (CRC)

1.4.2 Backward-Compatible Function

- (1) D/A converter (DAa): D/A and A/D conversion synchronous start function added.

2. Description of Differences

2.1 Differences in Functions and Specifications

Tables 2.1 to 2.31 list the differences in functions and specifications.

Table 2.1 Differences in Functions and Specifications (1)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------|--|--|---------------------|-----------|---------------------|----|-----|---------------------|----|-----------------|---------------------|-----------------|------|---------------------------------|---|------------------|----------------------------------|--|----------------|--|----------------|----------------|---|-------------|-----------------|--|-----------------|--------|--|---------------|----------------------------|--|---|----------------|----------------------------------|--------------------|----------------------------------|------------------|----------------------|----|----------------|-------------------|--|---|----------------|----|---|----------------|----|---|-----------------|----|---|-----------------|----|---|----------------|----|------|-----------------------------|----|---|----------------|
| Memory | ROM/RAM | <ul style="list-style-type: none"> Memory configurations <table border="1"> <tr> <td>ROM/RAM capacity</td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>768 KB / 128 KB</td> </tr> <tr> <td></td> <td>1.0 MB / 128 KB</td> </tr> <tr> <td></td> <td>1.5 MB / 128 KB</td> </tr> <tr> <td></td> <td>2.0 MB / 128 KB</td> </tr> </table> | ROM/RAM capacity | — | | — | | 768 KB / 128 KB | | 1.0 MB / 128 KB | | 1.5 MB / 128 KB | | 2.0 MB / 128 KB | <ul style="list-style-type: none"> Memory configurations <table border="1"> <tr> <td>ROM/RAM capacity</td> <td>384 KB / 64 KB</td> </tr> <tr> <td></td> <td>512 KB / 64 KB</td> </tr> <tr> <td></td> <td>768 KB / 96 KB</td> </tr> <tr> <td></td> <td>1.0 MB / 96 KB</td> </tr> <tr> <td></td> <td>1.5 MB / 128 KB</td> </tr> <tr> <td></td> <td>2.0 MB / 128 KB</td> </tr> </table> | ROM/RAM capacity | 384 KB / 64 KB | | 512 KB / 64 KB | | 768 KB / 96 KB | | 1.0 MB / 96 KB | | 1.5 MB / 128 KB | | 2.0 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ROM/RAM capacity | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 768 KB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1.0 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1.5 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 2.0 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ROM/RAM capacity | 384 KB / 64 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 512 KB / 64 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 768 KB / 96 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1.0 MB / 96 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1.5 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 2.0 MB / 128 KB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| MCU operating modes | Operating modes | <ul style="list-style-type: none"> Mode entry <table border="1"> <tr> <td>MD1</td> <td>MD0</td> <td>Operating mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>Boot mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>—</td> </tr> <tr> <td></td> <td></td> <td>User boot mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Single-chip mode</td> </tr> </table> <ul style="list-style-type: none"> Endian selection <ul style="list-style-type: none"> MDE pin MDE pin = Low: Little-endian MDE pin = High: Big-endian | MD1 | MD0 | Operating mode | 0 | 1 | Boot mode | 1 | 0 | — | | | User boot mode | 1 | 1 | Single-chip mode | <ul style="list-style-type: none"> Mode entry <table border="1"> <tr> <td>PC7</td> <td>MD</td> <td>UB code A</td> <td>Operating mode</td> </tr> <tr> <td>Low</td> <td>Low</td> <td>—</td> <td>Boot mode</td> </tr> <tr> <td>High</td> <td>Low</td> <td>—</td> <td>USB boot mode</td> </tr> <tr> <td></td> <td></td> <td>to 426F6F74h</td> <td>User boot mode</td> </tr> <tr> <td>—</td> <td>High</td> <td>—</td> <td>Single-chip mode</td> </tr> </table> <ul style="list-style-type: none"> Endian selection <ul style="list-style-type: none"> MDEB.MDE[2:0] or MDES.MDE[2:0] MDE[2:0] = 111b: Little-endian MDE[2:0] = 000b: Big-endian | PC7 | MD | UB code A | Operating mode | Low | Low | — | Boot mode | High | Low | — | USB boot mode | | | to 426F6F74h | User boot mode | — | High | — | Single-chip mode | | | | | | | | | | | | | | | | | | | | | | | | | |
| | MD1 | MD0 | Operating mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 1 | Boot mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | 0 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | User boot mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | Single-chip mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PC7 | MD | UB code A | Operating mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Low | Low | — | Boot mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| High | Low | — | USB boot mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | to 426F6F74h | User boot mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | High | — | Single-chip mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/bits | Registers/bits | <ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr> <td>b0</td> <td>MD0</td> <td>MD0 pin status flag</td> </tr> <tr> <td>b1</td> <td>MD1</td> <td>MD1 pin status flag</td> </tr> <tr> <td>b7</td> <td>MDE</td> <td>MDE pin status flag</td> </tr> </table> <ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr> <td>b0</td> <td>IROM</td> <td>On-chip ROM startup status flag</td> </tr> <tr> <td>b1</td> <td>EXB</td> <td>External bus startup status flag</td> </tr> <tr> <td>b2</td> <td>BSW[1:0]</td> <td>External bus width flags</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>BOTS</td> <td>Boot mode startup flag</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b6</td> <td>UBTS</td> <td>User boot mode startup flag</td> </tr> </table> | b0 | MD0 | MD0 pin status flag | b1 | MD1 | MD1 pin status flag | b7 | MDE | MDE pin status flag | b0 | IROM | On-chip ROM startup status flag | b1 | EXB | External bus startup status flag | b2 | BSW[1:0] | External bus width flags | b3 | | | b4 | BOTS | Boot mode startup flag | b5 | — | (Reserved bit) | b6 | UBTS | User boot mode startup flag | <ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr> <td>b0</td> <td>MD</td> <td>MD pin status flag</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> <ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr> <td>b0</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>UBTS</td> <td>User boot mode startup flag</td> </tr> <tr> <td>b6</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> | b0 | MD | MD pin status flag | b1 | — | (Reserved bit) | b7 | — | (Reserved bit) | b0 | — | (Reserved bit) | b1 | — | (Reserved bit) | b2 | — | (Reserved bits) | b3 | — | (Reserved bits) | b4 | — | (Reserved bit) | b5 | UBTS | User boot mode startup flag | b6 | — | (Reserved bit) |
| | b0 | MD0 | MD0 pin status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | MD1 | MD1 pin status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | MDE | MDE pin status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | IROM | On-chip ROM startup status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | EXB | External bus startup status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | BSW[1:0] | External bus width flags | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | BOTS | Boot mode startup flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | UBTS | User boot mode startup flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | MD | MD pin status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | UBTS | User boot mode startup flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Resets | Functions | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reset types</td> <td>Pin reset</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>Deep software standby reset</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>Watchdog timer reset</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td>—</td> <td>—</td> </tr> </table> | Reset types | Pin reset | | — | | — | | — | | — | | Deep software standby reset | | — | | Watchdog timer reset | | — | — | — | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reset types</td> <td>RES# pin reset</td> </tr> <tr> <td></td> <td>Power-on reset</td> </tr> <tr> <td></td> <td>Voltage monitoring 0 reset</td> </tr> <tr> <td></td> <td>Voltage monitoring 1 reset</td> </tr> <tr> <td></td> <td>Voltage monitoring 2 reset</td> </tr> <tr> <td></td> <td>Deep software standby reset</td> </tr> <tr> <td></td> <td>Independent watchdog timer reset</td> </tr> <tr> <td></td> <td>Watchdog timer reset</td> </tr> <tr> <td></td> <td>Software reset</td> </tr> <tr> <td>Extended function</td> <td>Cold start/warm start determination function</td> </tr> </table> | Reset types | RES# pin reset | | Power-on reset | | Voltage monitoring 0 reset | | Voltage monitoring 1 reset | | Voltage monitoring 2 reset | | Deep software standby reset | | Independent watchdog timer reset | | Watchdog timer reset | | Software reset | Extended function | Cold start/warm start determination function | | | | | | | | | | | | | | | | | | | | |
| | Reset types | Pin reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Deep software standby reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Watchdog timer reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset types | RES# pin reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Power-on reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Voltage monitoring 0 reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Voltage monitoring 1 reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Voltage monitoring 2 reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Deep software standby reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Independent watchdog timer reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Watchdog timer reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Software reset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Extended function | Cold start/warm start determination function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/bits | Registers/bits | <ul style="list-style-type: none"> Reset status register (RSTSR) <table border="1"> <tr> <td>b0</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>DPSRSTF</td> <td>Deep software standby reset flag</td> </tr> </table> <ul style="list-style-type: none"> Reset control/status register (RSTCSR) <table border="1"> <tr> <td>—</td> <td>—</td> </tr> </table> | b0 | — | (Reserved bit) | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | — | (Reserved bit) | b7 | DPSRSTF | Deep software standby reset flag | — | — | <ul style="list-style-type: none"> Reset status register 0 (RSTSR0) <table border="1"> <tr> <td>b0</td> <td>PORF</td> <td>Power-on reset detect flag</td> </tr> <tr> <td>b1</td> <td>LVD0RF</td> <td>Voltage-monitoring 0 reset detect flag</td> </tr> <tr> <td>b2</td> <td>LVD1RF</td> <td>Voltage-monitoring 1 reset detect flag</td> </tr> <tr> <td>b3</td> <td>LVD2RF</td> <td>Voltage-monitoring 2 reset detect flag</td> </tr> <tr> <td>b7</td> <td>DPSRSTF</td> <td>Deep software standby reset flag</td> </tr> </table> <ul style="list-style-type: none"> Reset status register 1 (RSTSR1) Reset status register 2 (RSTSR2) <ul style="list-style-type: none"> Software reset register (SWRR) | b0 | PORF | Power-on reset detect flag | b1 | LVD0RF | Voltage-monitoring 0 reset detect flag | b2 | LVD1RF | Voltage-monitoring 1 reset detect flag | b3 | LVD2RF | Voltage-monitoring 2 reset detect flag | b7 | DPSRSTF | Deep software standby reset flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b0 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DPSRSTF | Deep software standby reset flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | PORF | Power-on reset detect flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | LVD0RF | Voltage-monitoring 0 reset detect flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | LVD1RF | Voltage-monitoring 1 reset detect flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | LVD2RF | Voltage-monitoring 2 reset detect flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DPSRSTF | Deep software standby reset flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.2 Differences in Functions and Specifications (2)

| Item | | RX610 Group | RX630 Group | |
|-----------------------------------|--------------------------|--------------------------|---|---------------------------------|
| Option-setting memory | Registers/bits | — | • Option function select register 0 (OFS0) | |
| | | | • Option function select register 1 (OFS1) | |
| | | | • Endian select register B (MDEB) | |
| | | | • Endian select register S (MDES) | |
| Voltage detection circuit | Registers/bits | — | • Voltage monitoring 1 circuit control register 1 (LVD1CR1) | |
| | | | • Voltage monitoring 1 circuit status register (LVD1SR) | |
| | | | • Voltage monitoring 2 circuit control register 1 (LVD2CR1) | |
| | | | • Voltage monitoring 2 circuit status register (LVD2SR) | |
| | | | • Voltage monitoring circuit control register (LVCMPCR) | |
| | | | • Voltage detection level select register (LVDLVLR) | |
| | | | • Voltage monitoring 1 circuit control register 0 (LVD1CR0) | |
| | | | • Voltage monitoring 2 circuit control register 0 (LVD2CR0) | |
| Clock oscillator | Functions | • Specification overview | | |
| | | Clock types | ICLK: 100.0 MHz (max) | ICLK: 100.0 MHz (max) |
| | | | PCLK: 50.0 MHz (max) | PCLKB: 50.0 MHz (max) |
| | | | — | FCLK: 50.0 MHz (max) |
| | | | BCLK: 25.0 MHz (max) | BCLK: 50.0 MHz (max) |
| | | | BCLK output pin: 25.0 MHz (max) | BCLK output pin: 25.0 MHz (max) |
| | | | — | UCLK: 48.0 MHz (max) |
| | | | — | CANMCLK: 20.0 MHz (max) |
| | | | — | IECLK: 50.0 MHz (max) |
| | | | — | RTCMCLK: 4.0 MHz to 16.0 MHz |
| | | | — | RTCCLK: 32.768 kHz |
| | | | — | IWDTCLK: 125.000 kHz (typ) |
| | | | — | JTAGTCK: 10.0 MHz (max) |
| Main clock oscillator | • Specification overview | | • Specification overview | |
| | Resonator | Crystal oscillator | Resonator | |
| | | — | Ceramic oscillator | |
| | Frequency | 8.0 MHz to 14.0 MHz | Frequency | |
| Sub-clock oscillator | — | | External clock | |
| | — | | 20.0 MHz (max) | |
| Low-speed on-chip oscillator | — | | • Specification overview | |
| | — | | Resonator | |
| High-speed on-chip oscillator | — | | Frequency | |
| | — | | 32.768 Hz | |
| IWDT-dedicated on-chip oscillator | — | | • Oscillation frequency: 125.0 kHz | |
| | — | | • Oscillation frequency: 50.0 MHz | |
| | — | | • HOCO power supply control | |
| | — | | • Oscillation frequency: 125.0 kHz | |

Table 2.3 Differences in Functions and Specifications (3)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------------|--------------------|--|---|-----------------|-----------------|----|--|--|-----------|-----------|--|------------|-----------|---------------------------------------|-----|--------|----------------------|------------|-----------|--------------------------------|------------|---|-----------------|--|----|---|-----------------|----|--|--|----|---|-----------------|----|--|--|-----------|-----------|---|------------|-----------|---------------------------------------|-----|--------|-----------------------------|------------|-----------|--------------------------------|------------|-----------|----------------------------------|
| Clock oscillator | Registers/ bits | <ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 10%;">—</td> <td style="width: 80%;">(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8 b11</td> <td>PCK [3:0]</td> <td>Peripheral module clock (PCLK) select bits</td> </tr> <tr> <td>b16 b19</td> <td>BCK [3:0]</td> <td>External bus clock (BCLK) select bits</td> </tr> <tr> <td>b23</td> <td>PSTOP1</td> <td>BCLK output stop bit</td> </tr> <tr> <td>b24 b27</td> <td>ICK [3:0]</td> <td>System clock (ICK) select bits</td> </tr> <tr> <td>b28 b31</td> <td>—</td> <td>(Reserved bits)</td> </tr> </table> <ul style="list-style-type: none"> b7 to b0: Reserved bits These bits are always read as 0. The write value should always be 0. PCK[3:0], BCK[3:0], ICK[3:0] <ul style="list-style-type: none"> 0000b: ×8 0001b: ×4 0010b: ×2 0011b: ×1 | b0 | — | (Reserved bits) | b7 | | | b8 b11 | PCK [3:0] | Peripheral module clock (PCLK) select bits | b16 b19 | BCK [3:0] | External bus clock (BCLK) select bits | b23 | PSTOP1 | BCLK output stop bit | b24 b27 | ICK [3:0] | System clock (ICK) select bits | b28 b31 | — | (Reserved bits) | <ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 10%;">—</td> <td style="width: 80%;">(Reserved bits)</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8 b11</td> <td>PCKB[3:0]</td> <td>Peripheral module clock B (PCLKB) select bits</td> </tr> <tr> <td>b16 b19</td> <td>BCK [3:0]</td> <td>External bus clock (BCLK) select bits</td> </tr> <tr> <td>b23</td> <td>PSTOP1</td> <td>BCLK pin output control bit</td> </tr> <tr> <td>b24 b27</td> <td>ICK [3:0]</td> <td>System clock (ICK) select bits</td> </tr> <tr> <td>b28 b31</td> <td>FCK [3:0]</td> <td>FlashIF clock (FCLK) select bits</td> </tr> </table> <ul style="list-style-type: none"> b7 to b4, b3 to b0: Reserved bits These bits should be set to 0001b. PCKB[3:0], BCK[3:0], ICK[3:0], FCK[3:0] <ul style="list-style-type: none"> 0000b: ×1/1 0001b: ×1/2 0010b: ×1/4 0011b: ×1/8 0100b: ×1/16 0101b: ×1/32 0110b: ×1/64 | b0 | — | (Reserved bits) | b3 | | | b4 | — | (Reserved bits) | b7 | | | b8 b11 | PCKB[3:0] | Peripheral module clock B (PCLKB) select bits | b16 b19 | BCK [3:0] | External bus clock (BCLK) select bits | b23 | PSTOP1 | BCLK pin output control bit | b24 b27 | ICK [3:0] | System clock (ICK) select bits | b28 b31 | FCK [3:0] | FlashIF clock (FCLK) select bits |
| | | b0 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 b11 | PCK [3:0] | Peripheral module clock (PCLK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b16 b19 | BCK [3:0] | External bus clock (BCLK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b23 | PSTOP1 | BCLK output stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b24 b27 | ICK [3:0] | System clock (ICK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b28 b31 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 b11 | PCKB[3:0] | Peripheral module clock B (PCLKB) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b16 b19 | BCK [3:0] | External bus clock (BCLK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b23 | PSTOP1 | BCLK pin output control bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b24 b27 | ICK [3:0] | System clock (ICK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b28 b31 | FCK [3:0] | FlashIF clock (FCLK) select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Frequency measurement circuit | Registers/ bits | | <ul style="list-style-type: none"> System clock control register 2 (SCKCR2) System clock control register 3 (SCKCR3) PLL control register (PLLCR) PLL control register 2 (PLLCR2) External bus clock control register (BCKCR) Main clock oscillator control register (MOSCCR) Sub-clock oscillator control register (SOSCCR) Low-speed on-chip oscillator control register (LOCOCR) IWDT-dedicated on-chip oscillator control register (ILOCOCR) High-speed on-chip oscillator control register (HOCOFR) Oscillation stop detection control register (OSTDCR) Oscillation stop detection status register (OSTDSR) Main clock oscillator forced oscillation control register (MOFCR) High-speed on-chip oscillator power supply control register (HOCOPCR) Counter-clock extension register 1 (SCK1) Counter-clock extension register 2 (SCK2) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.4 Differences in Functions and Specifications (4)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|--|---|---------------------------|----------------------------|-----------------------|----------------------------|-----|-----|---|------------------------------|------------|----------------------------|-----------------------|----------------------------|--|----------------------------|--------|--|----|---|----------------|-----|---------|---|-----|---------|---|-----|---------|--|-----|---------|--|-----|---------|--|-----|---------|--|-----|---|----------------|---|----|---|-----------------|-----|--|--|-----|-----|------------------------|-----|------|----------------------|----|-----------|---|----|--|--|----|-----------|-----------------------|----|--|--|----|--------|--|----|--------|--|----|--------|--|-----|---------|---|-----|---------|---|-----|---------|--|-----|---------|--|-----|---------|--|-----|---------|--|-----|---------|--------------------------------------|
| Low power consumption functions | Functions <ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td rowspan="4">Low power consumption states</td> <td>Sleep mode</td> </tr> <tr> <td>All-module clock stop mode</td> </tr> <tr> <td>Software standby mode</td> </tr> <tr> <td>Deep software standby mode</td> </tr> <tr> <td>—</td> <td>—</td> </tr> </table> | Low power consumption states | Sleep mode | All-module clock stop mode | Software standby mode | Deep software standby mode | — | — | Functions <ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td rowspan="4">Low power consumption states</td> <td>Sleep mode</td> </tr> <tr> <td>All-module clock stop mode</td> </tr> <tr> <td>Software standby mode</td> </tr> <tr> <td>Deep software standby mode</td> </tr> <tr> <td>Function for lower operating power consumption</td> <td>Low-speed operation mode 1</td> </tr> <tr> <td></td> <td>Low-speed operation mode 2</td> </tr> </table> | Low power consumption states | Sleep mode | All-module clock stop mode | Software standby mode | Deep software standby mode | Function for lower operating power consumption | Low-speed operation mode 1 | | Low-speed operation mode 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Low power consumption states | | Sleep mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| All-module clock stop mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Software standby mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Deep software standby mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Low power consumption states | Sleep mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | All-module clock stop mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Software standby mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Deep software standby mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Function for lower operating power consumption | Low-speed operation mode 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Low-speed operation mode 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/ bits <ul style="list-style-type: none"> • Standby control register (SBYCR) <table border="1"> <tr> <td>b8</td> <td>STS[4:0]</td> <td>Standby timer select bits</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>OPE</td> <td>Output port enable bit</td> </tr> <tr> <td>b15</td> <td>SSBY</td> <td>Software standby bit</td> </tr> </table> • SBYCR.STS[4:0] <ul style="list-style-type: none"> 00000b: (Setting prohibited) 00001b: (Setting prohibited) 00010b: (Setting prohibited) 00011b: (Setting prohibited) 00100b: (Setting prohibited) 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles • Module stop control register A (MSTPCRA) <table border="1"> <tr> <td>b4</td> <td>MSTPA4</td> <td>8-bit timer 3/2 (unit 1) module stop bit</td> </tr> <tr> <td>b5</td> <td>MSTPA5</td> <td>8-bit timer 1/0 (unit 0) module stop bit</td> </tr> <tr> <td>b9</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b10</td> <td>MSTPA10</td> <td>Programmable pulse generator 1 (unit 1) module stop bit</td> </tr> <tr> <td>b11</td> <td>MSTPA11</td> <td>Programmable pulse generator 0 (unit 0) module stop bit</td> </tr> <tr> <td>b12</td> <td>MSTPA12</td> <td>16-bit timer pulse unit 1 (unit 1) module stop bit</td> </tr> <tr> <td>b13</td> <td>MSTPA13</td> <td>16-bit timer pulse unit 0 (unit 0) module stop bit</td> </tr> <tr> <td>b14</td> <td>MSTPA14</td> <td>Compare match timer 1 (unit 1) module stop bit</td> </tr> <tr> <td>b15</td> <td>MSTPA15</td> <td>Compare match timer 0 (unit 0) module stop bit</td> </tr> <tr> <td>b17</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> | b8 | STS[4:0] | Standby timer select bits | b12 | | | b14 | OPE | Output port enable bit | b15 | SSBY | Software standby bit | b4 | MSTPA4 | 8-bit timer 3/2 (unit 1) module stop bit | b5 | MSTPA5 | 8-bit timer 1/0 (unit 0) module stop bit | b9 | — | (Reserved bit) | b10 | MSTPA10 | Programmable pulse generator 1 (unit 1) module stop bit | b11 | MSTPA11 | Programmable pulse generator 0 (unit 0) module stop bit | b12 | MSTPA12 | 16-bit timer pulse unit 1 (unit 1) module stop bit | b13 | MSTPA13 | 16-bit timer pulse unit 0 (unit 0) module stop bit | b14 | MSTPA14 | Compare match timer 1 (unit 1) module stop bit | b15 | MSTPA15 | Compare match timer 0 (unit 0) module stop bit | b17 | — | (Reserved bit) | Registers/ bits <ul style="list-style-type: none"> • Standby control register (SBYCR) <table border="1"> <tr> <td>b8</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>OPE</td> <td>Output port enable bit</td> </tr> <tr> <td>b15</td> <td>SSBY</td> <td>Software standby bit</td> </tr> </table> • Main clock oscillator wait control register (MOSCWTCR) <table border="1"> <tr> <td>b0</td> <td>MSTS[4:0]</td> <td>Main clock oscillator waiting time bits</td> </tr> <tr> <td>b4</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • MOSCWTCR.MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles • PLL wait control register (PLLWTCR) <table border="1"> <tr> <td>b0</td> <td>PSTS[4:0]</td> <td>PLL waiting time bits</td> </tr> <tr> <td>b4</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • PLLWTCR.PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles 01111b: Waiting time = 4194304 cycles • Module stop control register A (MSTPCRA) <table border="1"> <tr> <td>b4</td> <td>MSTPA4</td> <td>8-bit timer 3/2 (unit 1) module stop bit</td> </tr> <tr> <td>b5</td> <td>MSTPA5</td> <td>8-bit timer 1/0 (unit 0) module stop bit</td> </tr> <tr> <td>b9</td> <td>MSTPA9</td> <td>Multifunction timer pulse unit 2 module stop bit</td> </tr> <tr> <td>b10</td> <td>MSTPA10</td> <td>Programmable pulse generator (unit 1) module stop bit</td> </tr> <tr> <td>b11</td> <td>MSTPA11</td> <td>Programmable pulse generator (unit 0) module stop bit</td> </tr> <tr> <td>b12</td> <td>MSTPA12</td> <td>16-bit timer pulse unit 1 (unit 1) module stop bit</td> </tr> <tr> <td>b13</td> <td>MSTPA13</td> <td>16-bit timer pulse unit 0 (unit 0) module stop bit</td> </tr> <tr> <td>b14</td> <td>MSTPA14</td> <td>Compare match timer (unit 1) module stop bit</td> </tr> <tr> <td>b15</td> <td>MSTPA15</td> <td>Compare match timer (unit 0) module stop bit</td> </tr> <tr> <td>b17</td> <td>MSTPA17</td> <td>12-bit A/D converter module stop bit</td> </tr> </table> | b8 | — | (Reserved bits) | b12 | | | b14 | OPE | Output port enable bit | b15 | SSBY | Software standby bit | b0 | MSTS[4:0] | Main clock oscillator waiting time bits | b4 | | | b0 | PSTS[4:0] | PLL waiting time bits | b4 | | | b4 | MSTPA4 | 8-bit timer 3/2 (unit 1) module stop bit | b5 | MSTPA5 | 8-bit timer 1/0 (unit 0) module stop bit | b9 | MSTPA9 | Multifunction timer pulse unit 2 module stop bit | b10 | MSTPA10 | Programmable pulse generator (unit 1) module stop bit | b11 | MSTPA11 | Programmable pulse generator (unit 0) module stop bit | b12 | MSTPA12 | 16-bit timer pulse unit 1 (unit 1) module stop bit | b13 | MSTPA13 | 16-bit timer pulse unit 0 (unit 0) module stop bit | b14 | MSTPA14 | Compare match timer (unit 1) module stop bit | b15 | MSTPA15 | Compare match timer (unit 0) module stop bit | b17 | MSTPA17 | 12-bit A/D converter module stop bit |
| b8 | STS[4:0] | Standby timer select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b14 | OPE | Output port enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | SSBY | Software standby bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | MSTPA4 | 8-bit timer 3/2 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | MSTPA5 | 8-bit timer 1/0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b9 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b10 | MSTPA10 | Programmable pulse generator 1 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b11 | MSTPA11 | Programmable pulse generator 0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | MSTPA12 | 16-bit timer pulse unit 1 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b13 | MSTPA13 | 16-bit timer pulse unit 0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b14 | MSTPA14 | Compare match timer 1 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | MSTPA15 | Compare match timer 0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b17 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b14 | OPE | Output port enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | SSBY | Software standby bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | MSTS[4:0] | Main clock oscillator waiting time bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | PSTS[4:0] | PLL waiting time bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | MSTPA4 | 8-bit timer 3/2 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | MSTPA5 | 8-bit timer 1/0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b9 | MSTPA9 | Multifunction timer pulse unit 2 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b10 | MSTPA10 | Programmable pulse generator (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b11 | MSTPA11 | Programmable pulse generator (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | MSTPA12 | 16-bit timer pulse unit 1 (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b13 | MSTPA13 | 16-bit timer pulse unit 0 (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b14 | MSTPA14 | Compare match timer (unit 1) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | MSTPA15 | Compare match timer (unit 0) module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b17 | MSTPA17 | 12-bit A/D converter module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.5 Differences in Functions and Specifications (5)

| Item | | RX610 Group | | | RX630 Group | | |
|---------------------------------|-----------------|--|---------|---|--|---------|--|
| Low power consumption functions | Registers/ bits | <ul style="list-style-type: none"> Module stop control register A (MSTPCRA) | | | <ul style="list-style-type: none"> Module stop control register A (MSTPCRA) | | |
| | | b19 | MSTPA19 | D/A converter module stop bit | b19 | MSTPA19 | D/A converter module stop bit |
| | | b20 | MSTPA20 | A/D converter (unit 3) module stop bit | b20 | — | (Reserved bit) |
| | | b21 | MSTPA21 | A/D converter (unit 2) module stop bit | b21 | — | (Reserved bit) |
| | | b22 | MSTPA22 | A/D converter (unit 1) module stop bit | b22 | — | (Reserved bit) |
| | | b23 | MSTPA23 | A/D converter (unit 0) module stop bit | b23 | MSTPA23 | 10-bit A/D converter (unit 0) module stop bit |
| | | b24 | — | (Reserved bit) | b24 | MSTPA24 | module stop A24 bit |
| | | b27 | MSTPA27 | Data transfer controller module stop bit | b27 | MSTPA27 | module stop A27 bit |
| | | b28 | MSTPA28 | DMA controller module stop bit | b28 | MSTPA28 | DMA controller/ Data transfer controller module stop bit |
| | | b29 | — | (Reserved bit) | b29 | MSTPA29 | module stop A29 bit |
| | | b31 | ACSE | All-module clock stop mode enable bit | b31 | ACSE | All-module clock stop mode enable bit |
| | | <ul style="list-style-type: none"> Module stop control register B (MSTPCRB) | | | <ul style="list-style-type: none"> Module stop control register B (MSTPCRB) | | |
| | | b0 | — | (Reserved bit) | b0 | MSTPB0 | CAN module 0 module stop bit |
| | | b1 | — | (Reserved bit) | b1 | MSTPB1 | CAN module 1 module stop bit |
| | | b2 | — | (Reserved bit) | b2 | MSTPB2 | CAN module 2 module stop bit |
| | | b4 | — | (Reserved bit) | b4 | MSTPB4 | Serial communications interface SCLd module stop bit |
| | | b8 | — | (Reserved bit) | b8 | MSTPB8 | Temperature sensor module stop bit |
| | | b16 | — | (Reserved bit) | b16 | MSTPB16 | Serial peripheral interface 1 module stop bit |
| | | b17 | — | (Reserved bit) | b17 | MSTPB17 | Serial peripheral interface 0 module stop bit |
| | | b19 | — | (Reserved bit) | b19 | MSTPB19 | Universal serial bus interface (port 0) module stop bit |
| | | b20 | MSTPB20 | I ² C bus interface 1 (unit 1) module stop bit | b20 | MSTPB20 | I ² C bus interface 1 module stop bit |
| | | b21 | MSTPB21 | I ² C bus interface 0 (unit 0) module stop bit | b21 | MSTPB21 | I ² C bus interface 0 module stop bit |
| | | b23 | MSTPB23 | CRC calculator module stop bit | b23 | MSTPB23 | CRC calculator module stop bit |
| | | b24 | — | (Reserved bit) | b24 | MSTPB24 | Serial communications interface 7 module stop bit |
| | | b25 | MSTPB25 | Serial communications interface 6 module stop bit | b25 | MSTPB25 | Serial communications interface 6 module stop bit |
| | | b26 | MSTPB26 | Serial communications interface 5 module stop bit | b26 | MSTPB26 | Serial communications interface 5 module stop bit |
| | | b27 | MSTPB27 | Serial communications interface 4 module stop bit | b27 | MSTPB27 | Serial communications interface 4 module stop bit |
| | | b28 | MSTPB28 | Serial communications interface 3 module stop bit | b28 | MSTPB28 | Serial communications interface 3 module stop bit |
| | | b29 | MSTPB29 | Serial communications interface 2 module stop bit | b29 | MSTPB29 | Serial communications interface 2 module stop bit |
| | | b30 | MSTPB30 | Serial communications interface 1 module stop bit | b30 | MSTPB30 | Serial communications interface 1 module stop bit |
| | | b31 | MSTPB31 | Serial communications interface 0 module stop bit | b31 | MSTPB31 | Serial communications interface 0 module stop bit |

Table 2.6 Differences in Functions and Specifications (6)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------------------|---|--|--------------------------|-----------------------|---------------------------|--------|----------------------------|----------------------|----------------------------|-----------------------|----------------------------|---------|-----------------------------|----------------|-----------------------------|------------------------|-----------------------------|--------|------------------------------|---|------------------------------|---------------|------------------------------|--|---|----------------|-----|---|----------------|-----|--------|------------------------|-----|-------|---------------------------|---|----|--------|----------------------|----|--------|----------------------|-----|---------|--|-----|---------|--|-----|---------|-----------------------|-----|---------|---|-----|---------|---|-----|---------|--|-----|---------|--|-----|---------|---|-----|---------|---|
| Low power consumption functions | Registers/ bits | <ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1"> <tr><td>b0</td><td>MSTPC0</td><td>RAM0 module stop bit</td></tr> <tr><td>b1</td><td>MSTPC1</td><td>RAM1 module stop bit</td></tr> <tr><td>b16</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b17</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b18</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b22</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b24</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b25</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b26</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b27</td><td>—</td><td>(Reserved bit)</td></tr> </table> | b0 | MSTPC0 | RAM0 module stop bit | b1 | MSTPC1 | RAM1 module stop bit | b16 | — | (Reserved bit) | b17 | — | (Reserved bit) | b18 | — | (Reserved bit) | b19 | — | (Reserved bit) | b22 | — | (Reserved bit) | b24 | — | (Reserved bit) | b25 | — | (Reserved bit) | b26 | — | (Reserved bit) | b27 | — | (Reserved bit) | <ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1"> <tr><td>b0</td><td>MSTPC0</td><td>RAM0 module stop bit</td></tr> <tr><td>b1</td><td>MSTPC1</td><td>RAM1 module stop bit</td></tr> <tr><td>b16</td><td>MSTPC16</td><td>I²C bus interface 3 module stop bit</td></tr> <tr><td>b17</td><td>MSTPC17</td><td>I²C bus interface 2 module stop bit</td></tr> <tr><td>b18</td><td>MSTPC18</td><td>IEBUS module stop bit</td></tr> <tr><td>b19</td><td>MSTPC19</td><td>Frequency measurement circuit module stop bit</td></tr> <tr><td>b22</td><td>MSTPC22</td><td>Serial peripheral interface 2 module stop bit</td></tr> <tr><td>b24</td><td>MSTPC24</td><td>Serial communications interface 11 module stop bit</td></tr> <tr><td>b25</td><td>MSTPC25</td><td>Serial communications interface 10 module stop bit</td></tr> <tr><td>b26</td><td>MSTPC26</td><td>Serial communications interface 9 module stop bit</td></tr> <tr><td>b27</td><td>MSTPC27</td><td>Serial communications interface 8 module stop bit</td></tr> </table> | b0 | MSTPC0 | RAM0 module stop bit | b1 | MSTPC1 | RAM1 module stop bit | b16 | MSTPC16 | I ² C bus interface 3 module stop bit | b17 | MSTPC17 | I ² C bus interface 2 module stop bit | b18 | MSTPC18 | IEBUS module stop bit | b19 | MSTPC19 | Frequency measurement circuit module stop bit | b22 | MSTPC22 | Serial peripheral interface 2 module stop bit | b24 | MSTPC24 | Serial communications interface 11 module stop bit | b25 | MSTPC25 | Serial communications interface 10 module stop bit | b26 | MSTPC26 | Serial communications interface 9 module stop bit | b27 | MSTPC27 | Serial communications interface 8 module stop bit |
| | | b0 | MSTPC0 | RAM0 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b1 | MSTPC1 | RAM1 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b16 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b17 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b18 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b19 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b22 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b24 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b25 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b26 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b27 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | MSTPC0 | RAM0 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | MSTPC1 | RAM1 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b16 | MSTPC16 | I ² C bus interface 3 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b17 | MSTPC17 | I ² C bus interface 2 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b18 | MSTPC18 | IEBUS module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b19 | MSTPC19 | Frequency measurement circuit module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b22 | MSTPC22 | Serial peripheral interface 2 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b24 | MSTPC24 | Serial communications interface 11 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b25 | MSTPC25 | Serial communications interface 10 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b26 | MSTPC26 | Serial communications interface 9 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b27 | MSTPC27 | Serial communications interface 8 module stop bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | <ul style="list-style-type: none"> Operating power control register (OPCCR) Sleep mode return clock source switching register (RSTCKCR) Sub-clock oscillator wait control register (SOSCWTCR) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1"> <tr><td>b0</td><td>RAMCUT0</td><td>On-chip RAM off 0 bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>RAMCUT1</td><td>On-chip RAM off 1 bit</td></tr> <tr><td>b5</td><td>RAMCUT2</td><td>On-chip RAM off 2 bit</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> | b0 | RAMCUT0 | On-chip RAM off 0 bit | b1 | — | (Reserved bit) | b4 | RAMCUT1 | On-chip RAM off 1 bit | b5 | RAMCUT2 | On-chip RAM off 2 bit | b6 | IOKEEP | I/O port retention bit | b7 | DPSBY | Deep software standby bit | <ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1"> <tr><td>b0</td><td>DEEPCUT [1:0]</td><td>Deep cut bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> | b0 | DEEPCUT [1:0] | Deep cut bits | b1 | — | (Reserved bit) | b5 | — | (Reserved bit) | b6 | IOKEEP | I/O port retention bit | b7 | DPSBY | Deep software standby bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | RAMCUT0 | On-chip RAM off 0 bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | RAMCUT1 | On-chip RAM off 1 bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | RAMCUT2 | On-chip RAM off 2 bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | IOKEEP | I/O port retention bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DPSBY | Deep software standby bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DEEPCUT [1:0] | Deep cut bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | IOKEEP | I/O port retention bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DPSBY | Deep software standby bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> RAMCUT2 to RAMCUT0 000b: Power is supplied to the on-chip RAM (RAM0) and USB resume detecting unit in deep software standby mode. 111b: Power is not supplied to the on-chip RAM (RAM0) and USB resume detecting unit in deep software standby mode. | <ul style="list-style-type: none"> DEEPCUT[1:0] 00b: Power is supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. 01b: Power is not supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. 10b: (Setting prohibited) 11b: Power is not supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. In addition, the LVD is stopped and the low power consumption function of the power-on reset circuit is enabled. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> Deep standby wait control register (DPSWCR) <ul style="list-style-type: none"> DPSWCR.WTSTS[5:0] <table border="1"> <tr><td>00101b</td><td>Waiting time = 64 cycles</td></tr> <tr><td>00110b</td><td>Waiting time = 512 cycles</td></tr> <tr><td>00111b</td><td>Waiting time = 1024 cycles</td></tr> <tr><td>01000b</td><td>Waiting time = 2048 cycles</td></tr> <tr><td>01001b</td><td>Waiting time = 4096 cycles</td></tr> <tr><td>01010b</td><td>Waiting time = 16384 cycles</td></tr> <tr><td>01011b</td><td>Waiting time = 32768 cycles</td></tr> <tr><td>01100b</td><td>Waiting time = 65536 cycles</td></tr> <tr><td>01101b</td><td>Waiting time = 131072 cycles</td></tr> <tr><td>01110b</td><td>Waiting time = 262144 cycles</td></tr> <tr><td>01111b</td><td>Waiting time = 524288 cycles</td></tr> </table> | 00101b | Waiting time = 64 cycles | 00110b | Waiting time = 512 cycles | 00111b | Waiting time = 1024 cycles | 01000b | Waiting time = 2048 cycles | 01001b | Waiting time = 4096 cycles | 01010b | Waiting time = 16384 cycles | 01011b | Waiting time = 32768 cycles | 01100b | Waiting time = 65536 cycles | 01101b | Waiting time = 131072 cycles | 01110b | Waiting time = 262144 cycles | 01111b | Waiting time = 524288 cycles | <p style="text-align: center;">— (LOCO return)</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 00101b | Waiting time = 64 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 00110b | Waiting time = 512 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 00111b | Waiting time = 1024 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01000b | Waiting time = 2048 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01001b | Waiting time = 4096 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01010b | Waiting time = 16384 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01011b | Waiting time = 32768 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01100b | Waiting time = 65536 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01101b | Waiting time = 131072 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01110b | Waiting time = 262144 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 01111b | Waiting time = 524288 cycles | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.7 Differences in Functions and Specifications (7)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|--|-------------------------------|---------------------|---------|-------------------------------|---------------------|---------|---|---------------------|---------|--|---------------------|-------|------------------------------|----------------|----------|----------------------------------|----------------|----------|----------------------------------|----------------|--------|---|---|---|---------|--|------------------------|---------|--|------------------------|---------|--|------------------------|---------|---|------------------------|--------|----------------------------------|------------------------|----------|---|------------------------|----------|---|------------------------|--------|--|------------------------|
| Low power consumption functions Registers/ bits | <ul style="list-style-type: none"> Deep standby interrupt enable register (DPSIER) <table border="1" data-bbox="475 327 944 528"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0 pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1 pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2 pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3 pin enable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> </table> | b0 | DIRQ0E | IRQ0 pin enable bit | b1 | DIRQ1E | IRQ1 pin enable bit | b2 | DIRQ2E | IRQ2 pin enable bit | b3 | DIRQ3E | IRQ3 pin enable bit | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | b6 | — | (Reserved bit) | b7 | DNMIE | NMI pin enable bit | <ul style="list-style-type: none"> Deep standby interrupt enable register 0 (DPSIER0) <table border="1" data-bbox="967 327 1436 528"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0-DS pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1-DS pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2-DS pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3-DS pin enable bit</td></tr> <tr><td>b4</td><td>DIRQ4E</td><td>IRQ4-DS pin enable bit</td></tr> <tr><td>b5</td><td>DIRQ5E</td><td>IRQ5-DS pin enable bit</td></tr> <tr><td>b6</td><td>DIRQ6E</td><td>IRQ6-DS pin enable bit</td></tr> <tr><td>b7</td><td>DIRQ7E</td><td>IRQ7-DS pin enable bit</td></tr> </table> | b0 | DIRQ0E | IRQ0-DS pin enable bit | b1 | DIRQ1E | IRQ1-DS pin enable bit | b2 | DIRQ2E | IRQ2-DS pin enable bit | b3 | DIRQ3E | IRQ3-DS pin enable bit | b4 | DIRQ4E | IRQ4-DS pin enable bit | b5 | DIRQ5E | IRQ5-DS pin enable bit | b6 | DIRQ6E | IRQ6-DS pin enable bit | b7 | DIRQ7E | IRQ7-DS pin enable bit |
| | b0 | DIRQ0E | IRQ0 pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b1 | DIRQ1E | IRQ1 pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b2 | DIRQ2E | IRQ2 pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b3 | DIRQ3E | IRQ3 pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b7 | DNMIE | NMI pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | b0 | DIRQ0E | IRQ0-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DIRQ1E | IRQ1-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DIRQ2E | IRQ2-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DIRQ3E | IRQ3-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DIRQ4E | IRQ4-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DIRQ5E | IRQ5-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DIRQ6E | IRQ6-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DIRQ7E | IRQ7-DS pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Deep standby interrupt flag register (DPSIFR) <table border="1" data-bbox="475 1171 944 1373"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2 deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3 deep standby cancel flag</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> </table> | b0 | DIRQ0F | IRQ0 deep standby cancel flag | b1 | DIRQ1F | IRQ1 deep standby cancel flag | b2 | DIRQ2F | IRQ2 deep standby cancel flag | b3 | DIRQ3F | IRQ3 deep standby cancel flag | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | b6 | — | (Reserved bit) | b7 | DNMIF | NMI deep standby cancel flag | <ul style="list-style-type: none"> Deep standby interrupt enable register 2 (DPSIER2) <table border="1" data-bbox="967 595 1436 969"> <tr><td>b0</td><td>DLVD1IE</td><td>LVD1 deep standby cancel signal enable bit</td></tr> <tr><td>b1</td><td>DLVD2IE</td><td>LVD2 deep standby cancel signal enable bit</td></tr> <tr><td>b2</td><td>DRTCIIE</td><td>RTC interval interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b3</td><td>DRTCAIE</td><td>RTC alarm interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b4</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> <tr><td>b5</td><td>DRIICDIE</td><td>SDA2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b6</td><td>DRIICDIE</td><td>SCL2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b7</td><td>DUSBIE</td><td>USB suspend/resume deep standby cancel signal enable bit</td></tr> </table> | b0 | DLVD1IE | LVD1 deep standby cancel signal enable bit | b1 | DLVD2IE | LVD2 deep standby cancel signal enable bit | b2 | DRTCIIE | RTC interval interrupt deep standby cancel signal enable bit | b3 | DRTCAIE | RTC alarm interrupt deep standby cancel signal enable bit | b4 | DNMIE | NMI pin enable bit | b5 | DRIICDIE | SDA2-DS deep standby cancel signal enable bit | b6 | DRIICDIE | SCL2-DS deep standby cancel signal enable bit | b7 | DUSBIE | USB suspend/resume deep standby cancel signal enable bit | |
| b0 | DIRQ0F | IRQ0 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DIRQ1F | IRQ1 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DIRQ2F | IRQ2 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DIRQ3F | IRQ3 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DNMIF | NMI deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DLVD1IE | LVD1 deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DLVD2IE | LVD2 deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DRTCIIE | RTC interval interrupt deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DRTCAIE | RTC alarm interrupt deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DNMIE | NMI pin enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DRIICDIE | SDA2-DS deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DRIICDIE | SCL2-DS deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DUSBIE | USB suspend/resume deep standby cancel signal enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Deep standby interrupt flag register 1 (DPSIFR1) | <ul style="list-style-type: none"> Deep standby interrupt enable register 1 (DPSIER1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Deep standby interrupt flag register 3 (DPSIFR3) | <ul style="list-style-type: none"> Deep standby interrupt enable register 3 (DPSIER3) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Deep standby interrupt flag register 0 (DPSIFR0) <table border="1" data-bbox="475 1171 944 1373"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2 deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3 deep standby cancel flag</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> </table> | b0 | DIRQ0F | IRQ0 deep standby cancel flag | b1 | DIRQ1F | IRQ1 deep standby cancel flag | b2 | DIRQ2F | IRQ2 deep standby cancel flag | b3 | DIRQ3F | IRQ3 deep standby cancel flag | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | b6 | — | (Reserved bit) | b7 | DNMIF | NMI deep standby cancel flag | <ul style="list-style-type: none"> Deep standby interrupt flag register 0 (DPSIFR0) <table border="1" data-bbox="967 1171 1436 1373"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0-DS deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1-DS deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2-DS deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3-DS deep standby cancel flag</td></tr> <tr><td>b4</td><td>DIRQ4F</td><td>IRQ4-DS deep standby cancel flag</td></tr> <tr><td>b5</td><td>DIRQ5F</td><td>IRQ5-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DIRQ6F</td><td>IRQ6-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DIRQ7F</td><td>IRQ7-DS deep standby cancel flag</td></tr> </table> | b0 | DIRQ0F | IRQ0-DS deep standby cancel flag | b1 | DIRQ1F | IRQ1-DS deep standby cancel flag | b2 | DIRQ2F | IRQ2-DS deep standby cancel flag | b3 | DIRQ3F | IRQ3-DS deep standby cancel flag | b4 | DIRQ4F | IRQ4-DS deep standby cancel flag | b5 | DIRQ5F | IRQ5-DS deep standby cancel flag | b6 | DIRQ6F | IRQ6-DS deep standby cancel flag | b7 | DIRQ7F | IRQ7-DS deep standby cancel flag | |
| b0 | DIRQ0F | IRQ0 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DIRQ1F | IRQ1 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DIRQ2F | IRQ2 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DIRQ3F | IRQ3 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DNMIF | NMI deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DIRQ0F | IRQ0-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DIRQ1F | IRQ1-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DIRQ2F | IRQ2-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DIRQ3F | IRQ3-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DIRQ4F | IRQ4-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DIRQ5F | IRQ5-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DIRQ6F | IRQ6-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DIRQ7F | IRQ7-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Deep standby interrupt flag register 2 (DPSIFR2) <table border="1" data-bbox="475 1440 944 1706"> <tr><td>b0</td><td>DLVD1IF</td><td>LVD1 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DLVD2IF</td><td>LVD2 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DRTCIIF</td><td>RTC interval interrupt deep standby cancel flag</td></tr> <tr><td>b3</td><td>DRTCAIF</td><td>RTC alarm interrupt deep standby cancel flag</td></tr> <tr><td>b4</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> <tr><td>b5</td><td>DRIICDIF</td><td>SDA2-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DRIICDIF</td><td>SCL2-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DUSBIF</td><td>USB suspend/resume deep standby cancel flag</td></tr> </table> | b0 | DLVD1IF | LVD1 deep standby cancel flag | b1 | DLVD2IF | LVD2 deep standby cancel flag | b2 | DRTCIIF | RTC interval interrupt deep standby cancel flag | b3 | DRTCAIF | RTC alarm interrupt deep standby cancel flag | b4 | DNMIF | NMI deep standby cancel flag | b5 | DRIICDIF | SDA2-DS deep standby cancel flag | b6 | DRIICDIF | SCL2-DS deep standby cancel flag | b7 | DUSBIF | USB suspend/resume deep standby cancel flag | <ul style="list-style-type: none"> Deep standby interrupt flag register 2 (DPSIFR2) <table border="1" data-bbox="967 1440 1436 1706"> <tr><td>b0</td><td>DLVD1IF</td><td>LVD1 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DLVD2IF</td><td>LVD2 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DRTCIIF</td><td>RTC interval interrupt deep standby cancel flag</td></tr> <tr><td>b3</td><td>DRTCAIF</td><td>RTC alarm interrupt deep standby cancel flag</td></tr> <tr><td>b4</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> <tr><td>b5</td><td>DRIICDIF</td><td>SDA2-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DRIICDIF</td><td>SCL2-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DUSBIF</td><td>USB suspend/resume deep standby cancel flag</td></tr> </table> | b0 | DLVD1IF | LVD1 deep standby cancel flag | b1 | DLVD2IF | LVD2 deep standby cancel flag | b2 | DRTCIIF | RTC interval interrupt deep standby cancel flag | b3 | DRTCAIF | RTC alarm interrupt deep standby cancel flag | b4 | DNMIF | NMI deep standby cancel flag | b5 | DRIICDIF | SDA2-DS deep standby cancel flag | b6 | DRIICDIF | SCL2-DS deep standby cancel flag | b7 | DUSBIF | USB suspend/resume deep standby cancel flag | |
| b0 | DLVD1IF | LVD1 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DLVD2IF | LVD2 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DRTCIIF | RTC interval interrupt deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DRTCAIF | RTC alarm interrupt deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DNMIF | NMI deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DRIICDIF | SDA2-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DRIICDIF | SCL2-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DUSBIF | USB suspend/resume deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DLVD1IF | LVD1 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DLVD2IF | LVD2 deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DRTCIIF | RTC interval interrupt deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DRTCAIF | RTC alarm interrupt deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DNMIF | NMI deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DRIICDIF | SDA2-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DRIICDIF | SCL2-DS deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DUSBIF | USB suspend/resume deep standby cancel flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.8 Differences in Functions and Specifications (8)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|---|--|------------------------------------|-------------------------|--------------------------|---------------------|--------------------------------|---|-----------------------|--|--------------------------|-------------------|---|------------------------------------|-------------------------|----------------------------|----------------------------|------------------------------|--------------------------|----------------------------------|----------------|--------------------------------|-------------------------------|--------------------------------|-------------------------|---|--------------------------|---------|-----------------------------|----|-------------------------------|-----------------------------|----|---------|-----------------------------|----|---------|-----------------------------|----|---------|-----------------------------|----|---------|-----------------------------|----|---------|-----------------------------|----|---------|-----------------------------|
| Low power consumption functions | Registers/bits | — | <ul style="list-style-type: none"> Deep standby interrupt flag register 1 (DPSIFR1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | — | <ul style="list-style-type: none"> Deep standby interrupt flag register 3 (DPSIFR3) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <ul style="list-style-type: none"> Deep standby interrupt edge register (DPSIEGR) | <ul style="list-style-type: none"> Deep standby interrupt edge register 0 (DPSIEGR0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0 edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1 edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2 edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3 edge select bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> </table> | b0 | DIRQ0EG | IRQ0 edge select bit | b1 | DIRQ1EG | IRQ1 edge select bit | b2 | DIRQ2EG | IRQ2 edge select bit | b3 | DIRQ3EG | IRQ3 edge select bit | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | b6 | — | (Reserved bit) | b7 | DNMIEG | NMI edge select bit | <table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0-DS pin edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1-DS pin edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2-DS pin edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3-DS pin edge select bit</td></tr> <tr><td>b4</td><td>DIRQ4EG</td><td>IRQ4-DS pin edge select bit</td></tr> <tr><td>b5</td><td>DIRQ5EG</td><td>IRQ5-DS pin edge select bit</td></tr> <tr><td>b6</td><td>DIRQ6EG</td><td>IRQ6-DS pin edge select bit</td></tr> <tr><td>b7</td><td>DIRQ7EG</td><td>IRQ7-DS pin edge select bit</td></tr> </table> | b0 | DIRQ0EG | IRQ0-DS pin edge select bit | b1 | DIRQ1EG | IRQ1-DS pin edge select bit | b2 | DIRQ2EG | IRQ2-DS pin edge select bit | b3 | DIRQ3EG | IRQ3-DS pin edge select bit | b4 | DIRQ4EG | IRQ4-DS pin edge select bit | b5 | DIRQ5EG | IRQ5-DS pin edge select bit | b6 | DIRQ6EG | IRQ6-DS pin edge select bit | b7 | DIRQ7EG | IRQ7-DS pin edge select bit |
| | | b0 | DIRQ0EG | IRQ0 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b1 | DIRQ1EG | IRQ1 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b2 | DIRQ2EG | IRQ2 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b3 | DIRQ3EG | IRQ3 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DNMIEG | NMI edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DIRQ0EG | IRQ0-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DIRQ1EG | IRQ1-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | DIRQ2EG | IRQ2-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | DIRQ3EG | IRQ3-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DIRQ4EG | IRQ4-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DIRQ5EG | IRQ5-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DIRQ6EG | IRQ6-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | DIRQ7EG | IRQ7-DS pin edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | <ul style="list-style-type: none"> Deep standby interrupt edge register 2 (DPSIEGR 2) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <tr><td>b0</td><td>DLVD1EG</td><td>LVD1 edge select bit</td></tr> <tr><td>b1</td><td>DLVD2EG</td><td>LVD2 edge select bit</td></tr> <tr><td>b4</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> <tr><td>b5</td><td>DRIICDEG</td><td>SDA2-DS edge select bit</td></tr> <tr><td>b6</td><td>DRIICCEG</td><td>SCL2-DS edge select bit</td></tr> </table> | b0 | DLVD1EG | LVD1 edge select bit | b1 | DLVD2EG | LVD2 edge select bit | b4 | DNMIEG | NMI edge select bit | b5 | DRIICDEG | SDA2-DS edge select bit | b6 | DRIICCEG | SCL2-DS edge select bit | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | DLVD1EG | LVD1 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | DLVD2EG | LVD2 edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | DNMIEG | NMI edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | DRIICDEG | SDA2-DS edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | DRIICCEG | SCL2-DS edge select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | <ul style="list-style-type: none"> Deep standby interrupt edge register 1 (DPSIEGR1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | <ul style="list-style-type: none"> Deep standby interrupt edge register 3 (DPSIEGR3) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Battery backup function | Functions | — | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Battery backup power supplied to</td><td>Sub-clock oscillator</td></tr> <tr><td></td><td>Realtime clock</td></tr> </table> | Battery backup power supplied to | Sub-clock oscillator | | Realtime clock | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Battery backup power supplied to | Sub-clock oscillator | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Realtime clock | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Register write protection function | Registers/bits | — | <ul style="list-style-type: none"> Protect register (PRCR) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Interrupt controller | Functions | <ul style="list-style-type: none"> Peripheral function interrupts <table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>116</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table> | Interrupts | Interrupts from peripheral modules | Sources | 116 | Interrupt detection | Edge detection/level detection | <ul style="list-style-type: none"> Peripheral function interrupts <table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>180</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table> | Interrupts | Interrupts from peripheral modules | Sources | 180 | Interrupt detection | Edge detection/level detection | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Interrupts | Interrupts from peripheral modules | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Sources | 116 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Interrupt detection | Edge detection/level detection | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Interrupts | Interrupts from peripheral modules | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Sources | 180 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Interrupt detection | Edge detection/level detection | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | — | <ul style="list-style-type: none"> Group function interrupts <table border="1"> <tr><td>Edge detection</td><td>7 (groups 0 to 6)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table> | Edge detection | 7 (groups 0 to 6) | Level detection | 1 (group 12) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Edge detection | 7 (groups 0 to 6) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Level detection | 1 (group 12) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | <ul style="list-style-type: none"> Unit selection function <table border="1"> <tr><td>Units</td><td>6</td></tr> </table> | Units | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Units | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Non-maskable interrupts <table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table> | Interrupt types | NMI pin interrupt | | — | | — | | — | | — | <ul style="list-style-type: none"> Non-maskable interrupts <table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td></td><td>Digital filter function: Supported</td></tr> <tr><td></td><td>Oscillation stop detection</td></tr> <tr><td></td><td>WDT underflow/ refresh error</td></tr> <tr><td></td><td>IWDT underflow/ refresh error</td></tr> <tr><td></td><td>Voltage-monitoring 1 interrupt</td></tr> <tr><td></td><td>Voltage-monitoring 2 interrupt</td></tr> </table> | Interrupt types | NMI pin interrupt | | Digital filter function: Supported | | Oscillation stop detection | | WDT underflow/ refresh error | | IWDT underflow/ refresh error | | Voltage-monitoring 1 interrupt | | Voltage-monitoring 2 interrupt | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Interrupt types | NMI pin interrupt | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Interrupt types | NMI pin interrupt | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Digital filter function: Supported | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Oscillation stop detection | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | WDT underflow/ refresh error | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | IWDT underflow/ refresh error | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Voltage-monitoring 1 interrupt | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Voltage-monitoring 2 interrupt | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Return from power-down modes <table border="1"> <tr><td rowspan="2">Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td>All interrupt sources</td></tr> <tr><td rowspan="5">All-module clock stop mode</td><td>Non-maskable interrupts</td></tr> <tr><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td>WDT interrupts</td></tr> <tr><td>TMR interrupts</td></tr> <tr><td>—</td></tr> <tr><td rowspan="3">Software standby mode</td><td>Non-maskable interrupts</td></tr> <tr><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td>—</td></tr> </table> | Sleep mode | Non-maskable interrupts | All interrupt sources | All-module clock stop mode | Non-maskable interrupts | IRQ0 to IRQ15 interrupts | WDT interrupts | TMR interrupts | — | Software standby mode | Non-maskable interrupts | IRQ0 to IRQ15 interrupts | — | <ul style="list-style-type: none"> Return from power-down modes <table border="1"> <tr><td rowspan="2">Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td>All interrupt sources</td></tr> <tr><td rowspan="7">All-module clock stop mode</td><td>Non-maskable interrupts</td></tr> <tr><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td>— (WDT: Non-maskable interrupts)</td></tr> <tr><td>TMR interrupts</td></tr> <tr><td>USB resume interrupts</td></tr> <tr><td>RTC alarm/periodic interrupts</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>USB resume interrupts</td></tr> <tr><td></td><td>RTC alarm/periodic interrupts</td></tr> </table> | Sleep mode | Non-maskable interrupts | All interrupt sources | All-module clock stop mode | Non-maskable interrupts | IRQ0 to IRQ15 interrupts | — (WDT: Non-maskable interrupts) | TMR interrupts | USB resume interrupts | RTC alarm/periodic interrupts | Software standby mode | Non-maskable interrupts | | IRQ0 to IRQ15 interrupts | | USB resume interrupts | | RTC alarm/periodic interrupts | | | | | | | | | | | | | | | | | | | |
| Sleep mode | | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | All interrupt sources | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| All-module clock stop mode | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | IRQ0 to IRQ15 interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | WDT interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Software standby mode | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | IRQ0 to IRQ15 interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Sleep mode | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | All interrupt sources | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| All-module clock stop mode | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | IRQ0 to IRQ15 interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — (WDT: Non-maskable interrupts) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | USB resume interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | RTC alarm/periodic interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Software standby mode | Non-maskable interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | IRQ0 to IRQ15 interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | USB resume interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | RTC alarm/periodic interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.9 Differences in Functions and Specifications (9)

| Item | | RX610 Group | | | | | RX630 Group | | | | |
|----------------------|--------------|----------------------|--------------|------------|-------|-----|----------------------|-----------|--------------------------------|-------|-----|
| Interrupt controller | Vector table | • Vector table (1/4) | | | | | • Vector table (1/4) | | | | |
| | | No | Interrupt | Name | DTCER | IPR | No | Interrupt | Name | DTCER | IPR |
| | | 0 | — | (Reserved) | — | — | 0 | — | Unconditional trap (dedicated) | — | — |
| | | 1 | — | (Reserved) | — | — | 1 | — | Unconditional trap (dedicated) | — | — |
| | | 2 | — | (Reserved) | — | — | 2 | — | Unconditional trap (dedicated) | — | — |
| | | 3 | — | (Reserved) | — | — | 3 | — | Unconditional trap (dedicated) | — | — |
| | | 4 | — | (Reserved) | — | — | 4 | — | Unconditional trap (dedicated) | — | — |
| | | 5 | — | (Reserved) | — | — | 5 | — | Unconditional trap (dedicated) | — | — |
| | | 6 | — | (Reserved) | — | — | 6 | — | Unconditional trap (dedicated) | — | — |
| | | 7 | — | (Reserved) | — | — | 7 | — | Unconditional trap (dedicated) | — | — |
| | | 8 | — | (Reserved) | — | — | 8 | — | Unconditional trap (dedicated) | — | — |
| | | 9 | — | (Reserved) | — | — | 9 | — | Unconditional trap (dedicated) | — | — |
| | | 10 | — | (Reserved) | — | — | 10 | — | Unconditional trap (dedicated) | — | — |
| | | 11 | — | (Reserved) | — | — | 11 | — | Unconditional trap (dedicated) | — | — |
| | | 12 | — | (Reserved) | — | — | 12 | — | Unconditional trap (dedicated) | — | — |
| | | 13 | — | (Reserved) | — | — | 13 | — | Unconditional trap (dedicated) | — | — |
| | | 14 | — | (Reserved) | — | — | 14 | — | Unconditional trap (dedicated) | — | — |
| | | 15 | — | (Reserved) | — | — | 15 | — | Unconditional trap (dedicated) | — | — |
| | | 16 | Bus error | BUSERR | — | 00 | 16 | BSC | BUSERR | — | 000 |
| | | 21 | FCU | FIFERR | — | 01 | 21 | FCU | FIFERR | — | 001 |
| | | 23 | | FRDYI | — | 02 | 23 | | FRDYI | — | 002 |
| | | 27 | — | (Reserved) | — | — | 27 | ICU | SWINT | 027 | 003 |
| | | 28 | CMT unit 0 | CMI0 | 028 | 04 | 28 | CMT0 | CMI0 | 028 | 004 |
| | | 29 | | CMI1 | 029 | 05 | 29 | CMT1 | CMI1 | 029 | 005 |
| | | 30 | | CMI2 | 030 | 06 | 30 | CMT2 | CMI2 | 030 | 006 |
| | | 31 | CMT unit 1 | CMI3 | 031 | 07 | 31 | CMT3 | CMI3 | 031 | 007 |
| | | 33 | — | (Reserved) | — | — | 33 | USB0 | D0FIFO0 | 033 | 033 |
| | | 34 | — | (Reserved) | — | — | 34 | | D1FIFO0 | 034 | 034 |
| | | 35 | — | (Reserved) | — | — | 35 | | USBI0 | — | 035 |
| | | 39 | — | (Reserved) | — | — | 39 | RSPi0 | SPRI0 | 039 | 039 |
| | | 40 | — | (Reserved) | — | — | 40 | | SPTI0 | 040 | |
| | | 41 | — | (Reserved) | — | — | 41 | | SPII0 | — | |
| | | 42 | — | (Reserved) | — | — | 42 | RSPi1 | SPRI1 | 042 | 042 |
| | | 43 | — | (Reserved) | — | — | 43 | | SPTI1 | 043 | |
| | | 44 | — | (Reserved) | — | — | 44 | | SPII1 | — | |
| | | 45 | — | (Reserved) | — | — | 45 | RSPi2 | SPRI2 | 045 | 045 |
| | | 46 | — | (Reserved) | — | — | 46 | | SPTI2 | 046 | |
| | | 47 | — | (Reserved) | — | — | 47 | | SPII2 | — | |
| | | 48 | — | (Reserved) | — | — | 48 | CAN0 | RXF0 | — | 048 |
| | | 49 | — | (Reserved) | — | — | 49 | | TXF0 | — | |
| | | 50 | — | (Reserved) | — | — | 50 | | RXM0 | — | |
| | | 51 | — | (Reserved) | — | — | 51 | | TXM0 | — | |
| | | 52 | — | (Reserved) | — | — | 52 | CAN1 | RXF1 | — | 052 |
| | | 53 | — | (Reserved) | — | — | 53 | | TXF1 | — | |
| | | 54 | — | (Reserved) | — | — | 54 | | RXM1 | — | |
| | | 55 | — | (Reserved) | — | — | 55 | | TXM1 | — | |
| | | 56 | — | (Reserved) | — | — | 56 | CAN2 | RXF2 | — | 056 |
| | | 57 | — | (Reserved) | — | — | 57 | | TXF2 | — | |
| | | 58 | — | (Reserved) | — | — | 58 | | RXM2 | — | |
| | | 59 | — | (Reserved) | — | — | 59 | | TXM2 | — | |
| | | 62 | — | (Reserved) | — | — | 62 | RTC | CUP | — | 062 |
| | | 64 | External pin | IRQ0 | 064 | 20 | 64 | ICU | IRQ0 | 064 | 064 |
| | | 65 | | IRQ1 | 065 | 21 | 65 | | IRQ1 | 065 | 065 |
| | | 66 | | IRQ2 | 066 | 22 | 66 | | IRQ2 | 066 | 066 |
| | | 67 | | IRQ3 | 067 | 23 | 67 | | IRQ3 | 067 | 067 |
| | | 68 | | IRQ4 | 068 | 24 | 68 | | IRQ4 | 068 | 068 |
| | | 69 | | IRQ5 | 069 | 25 | 69 | | IRQ5 | 069 | 069 |
| | | 70 | | IRQ6 | 070 | 26 | 70 | | IRQ6 | 070 | 070 |
| | | 71 | | IRQ7 | 071 | 27 | 71 | | IRQ7 | 071 | 071 |
| | | 72 | | IRQ8 | 072 | 28 | 72 | | IRQ8 | 072 | 072 |
| | | 73 | | IRQ9 | 073 | 29 | 73 | | IRQ9 | 073 | 073 |
| | | 74 | | IRQ10 | 074 | 2A | 74 | | IRQ10 | 074 | 074 |
| | | 75 | | IRQ11 | 075 | 2B | 75 | | IRQ11 | 075 | 075 |
| | | 76 | | IRQ12 | 076 | 2C | 76 | | IRQ12 | 076 | 076 |
| | | 77 | | IRQ13 | 077 | 2D | 77 | | IRQ13 | 077 | 077 |
| | | 78 | | IRQ14 | 078 | 2E | 78 | | IRQ14 | 078 | 078 |
| | | 79 | | IRQ15 | 079 | 2F | 79 | | IRQ15 | 079 | 079 |
| | | 90 | — | (Reserved) | — | — | 90 | USB | USBR0 | — | 090 |

Table 2.10 Differences in Functions and Specifications (10)

| Item | | RX610 Group | | | | | RX630 Group | | | | | |
|----------------------|--------------|----------------------|-----------|------------|-------|----------------|----------------------|--------------|-------------|-------------|------------|-----|
| Interrupt controller | Vector table | • Vector table (2/4) | | | | | • Vector table (2/4) | | | | | |
| | | No | Interrupt | Name | DTCER | IPR | No | Interrupt | Name | DTCER | IPR | |
| | | 92 | — | (Reserved) | — | — | 92 | RTC | ALM | — | 092 | |
| | | 93 | — | (Reserved) | — | — | 93 | — | PRD | — | 093 | |
| | | 96 | WDT | WOV1 | — | 40 | 96 | — | (Reserved) | — | — | |
| | | 98 | AD0 | ADI0 | 098 | 44 | 98 | AD | ADI0 | 098 | 098 | |
| | | 99 | AD1 | ADI1 | 099 | 45 | 99 | — | (Reserved) | — | — | |
| | | 100 | AD2 | ADI2 | 100 | 46 | 100 | — | (Reserved) | — | — | |
| | | 101 | AD3 | ADI3 | 101 | 47 | 101 | — | (Reserved) | — | — | |
| | | 102 | — | (Reserved) | — | — | 102 | S12AD | S12ADI0 | 102 | 102 | |
| | | 104 | TPU0 | TGI0A | 104 | 4C | 104 | — | (Reserved) | — | — | |
| | | 105 | | TGI0B | 105 | | 105 | — | (Reserved) | — | — | |
| | | 106 | | TGI0C | 106 | | 106 | 106 | ICU | GROUP0 | — | 106 |
| | | 107 | | TGI0D | 107 | | 107 | 107 | — | GROUP1 | — | 107 |
| | | 108 | | TGI0V | — | | — | 4D | 108 | — | GROUP2 | — |
| | | 109 | — | (Reserved) | — | — | 109 | — | GROUP3 | — | 109 | |
| | | 110 | — | (Reserved) | — | — | 110 | — | GROUP4 | — | 110 | |
| | | 111 | TPU1 | TGI1A | 111 | 4E | 111 | — | GROUP5 | — | 111 | |
| | | 112 | | TGI1B | 112 | | 112 | 111 | — | GROUP6 | — | 112 |
| | | 114 | | (Reserved) | — | | — | 114 | — | GROUP12 | — | 114 |
| | | 115 | — | TGI1V | — | 4F | 115 | — | (Reserved) | — | — | |
| | | 116 | — | TGI1U | — | — | 116 | — | (Reserved) | — | — | |
| | | 117 | TPU2 | TGI2A | 117 | 50 | 117 | — | (Reserved) | — | — | |
| | | 118 | | TGI2B | 118 | | 118 | 118 | — | (Reserved) | — | — |
| | | 120 | | TGI2V | — | | — | 51 | 120 | — | (Reserved) | — |
| | | 121 | — | TGI2U | — | — | 121 | — | (Reserved) | — | — | |
| | | 122 | TPU3 | TGI3A | 122 | 52 | 122 | SCI12 | SCIX0 | — | 122 | |
| | | 123 | | TGI3B | 123 | | 123 | 123 | — | SCIX1 | | |
| | | 124 | | TGI3C | 124 | | 124 | 124 | — | SCIX2 | | |
| | | 125 | | TGI3D | 125 | | 125 | 125 | — | SCIX3 | | |
| | | 126 | — | TGI3V | — | 53 | 126 | TPU0 | TGI0A | 126 | 126 | |
| | | 127 | TPU4 | TGI4A | 127 | 54 | 127 | — | TGI0B | 127 | | |
| 128 | TGI4B | 128 | | 128 | 128 | | — | TGI0C | 128 | | | |
| 129 | (Reserved) | — | | — | — | | 129 | — | TGI0D | 129 | | |
| 130 | — | (Reserved) | — | — | 130 | TPU1 | TGI1A | 130 | 130 | | | |
| 131 | — | TGI4V | — | 55 | 131 | — | TGI1B | 131 | | | | |
| 132 | — | TGI4U | — | — | 132 | TPU2 | TGI2A | 132 | 132 | | | |
| 133 | TPU5 | TGI5A | 133 | 56 | 133 | — | TGI2B | 133 | | | | |
| 134 | | TGI5B | 134 | | 134 | 134 | TPU3 | TGI3A | 134 | 134 | | |
| 135 | | (Reserved) | — | | — | 135 | — | TGI3B | 135 | | | |
| 136 | | TGI5V | — | | 57 | 136 | — | TGI3C | 136 | | | |
| 137 | — | TGI5U | — | — | 137 | — | TGI3D | 137 | | | | |
| 138 | TPU6 | TGI6A | 138 | 58 | 138 | TPU4 | TGI4A | 138 | 138 | | | |
| 139 | | TGI6B | 139 | | 139 | 139 | — | TGI4B | | 139 | | |
| 140 | | TGI6C | 140 | | 140 | 140 | TPU5 | TGI5A | 140 | 140 | | |
| 141 | | TGI6D | 141 | | 141 | 141 | — | TGI5B | 141 | | | |
| 142 | | TGI6V | — | | — | 59 | 142 | TPU6/MTU0 | TGI6A/TGIA0 | | 142 | 142 |
| 143 | (Reserved) | — | — | — | 143 | — | TGI6B/TGIB0 | 143 | | | | |
| 144 | (Reserved) | — | — | — | 144 | — | TGI6C/TGIC0 | 144 | | | | |
| 145 | — | TGI6D/TGID0 | 145 | 145 | 145 | — | TGI6D/TGID0 | 145 | | | | |
| 146 | TPU7 | TGI7A | 146 | 5A | 146 | — | — / TGIE0 | — | 146 | | | |
| 147 | | (Reserved) | — | | — | 147 | — | — / TGIF0 | | | | |
| 148 | | (Reserved) | — | | — | — | 148 | TPU7/MTU1 | | TGI7A/TGIA1 | 148 | 148 |
| 149 | — | TGI7V | — | 5B | 149 | — | TGI7B/TGIB1 | 149 | | | | |
| 150 | — | TGI7U | — | — | 150 | TPU8/MTU2 | TGI8A/TGIA2 | 150 | 150 | | | |
| 151 | TPU8 | TGI5A | 151 | 5C | 151 | — | TGI8B/TGIB2 | 151 | | | | |
| 152 | | TGI5B | 152 | | 152 | 152 | TPU9/MTU3 | TGI9A/TGIA3 | 152 | 152 | | |
| 153 | | (Reserved) | — | | — | — | 153 | — | TGI9B/TGIB3 | | 153 | |
| 154 | | TGI5V | — | | 5D | 154 | — | TGI9C/TGIC3 | 154 | | | |
| 155 | — | TGI5U | — | — | 155 | — | TGI9D/TGID3 | 155 | | | | |
| 156 | TPU9 | TGI9A | 156 | 5E | 156 | TPU10/ MTU4 | TGI10A/TGIA4 | 156 | 156 | | | |
| 157 | | TGI9B | 157 | | 157 | 157 | — | TGI10B/TGIB4 | | 157 | | |
| 158 | | TGI9C | 158 | | 158 | 158 | — | — / TGIC4 | | 158 | | |
| 159 | | TGI9D | 159 | | 159 | 159 | — | — / TGID4 | | 159 | | |
| 160 | — | TGI9V | — | 5F | 160 | — | — / TGIV4 | 160 | 160 | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.11 Differences in Functions and Specifications (11)

| Item | | RX610 Group | | | | | RX630 Group | | | | |
|----------------------|--------------|----------------------|------------|------------|-------|-------|----------------------|----------------|------------|-------|-------|
| Interrupt controller | Vector table | • Vector table (3/4) | | | | | • Vector table (3/4) | | | | |
| | | No | Interrupt | Name | DTCER | IPR | No | Interrupt | Name | DTCER | IPR |
| | | 161 | TPU10 | TGI10A | 161 | 60 | 161 | TPU11/ MTU5 | — / TGIU5 | 161 | 161 |
| | | 162 | | TGI10B | 162 | | 162 | | — / TGIW5 | 162 | |
| | | 163 | | (Reserved) | — | | 163 | | — / TGIW5 | 163 | |
| | | 164 | | (Reserved) | — | | 164 | | TGI11A / — | 164 | |
| | | 165 | TGI10V | — | 61 | 165 | TGI11B / — | 165 | 166 | | |
| | | 166 | TGI10U | — | | 166 | POE | OEI0 | | — | |
| | | 167 | TPU11 | TGI11A | 167 | 62 | 167 | OEI1 | — | — | |
| | | 168 | | TGI11B | 168 | | 168 | (Reserved) | — | | |
| | | 169 | | (Reserved) | — | | 169 | (Reserved) | — | | |
| | | 170 | | TGI11V | — | | 63 | 170 | TMR0 | | CMIA0 |
| | | 171 | TGI11U | — | 171 | CMIB0 | | 171 | | | |
| | | 172 | (Reserved) | — | — | 172 | OV10 | — | 173 | | |
| | | 173 | (Reserved) | — | | 173 | TMR1 | CMIA1 | | 173 | |
| | | 174 | TMR0 | CMIA0 | 174 | 68 | 174 | CMIB1 | 174 | 176 | |
| | | 175 | | CMIB0 | 175 | | 175 | OV11 | — | | |
| | | 176 | | OV10 | — | | 176 | TMR2 | CMIA2 | | 176 |
| | | 177 | TMR1 | CMIA1 | 177 | 69 | 177 | CMIB2 | 177 | 179 | |
| | | 178 | | CMIB1 | 178 | | 178 | OV12 | — | | |
| | | 179 | | OV11 | — | | 179 | TMR3 | CMIA3 | | 179 |
| | | 180 | TMR2 | CMIA2 | 180 | 6A | 180 | CMIB3 | 180 | 182 | |
| | | 181 | | CMIB2 | 181 | | 181 | OV13 | — | | |
| | | 182 | | OV12 | — | | 182 | RIIC0 | EI10 | | — |
| | | 183 | TMR3 | CMIA3 | 183 | 6B | 183 | RX10 | 183 | 183 | |
| | | 184 | | CMIB3 | 184 | | 184 | TX10 | 184 | | |
| | | 185 | | OV13 | — | | 185 | TEI0 | — | | |
| | | 186 | (Reserved) | — | — | 186 | RIIC1 | EI11 | — | 186 | |
| | | 187 | (Reserved) | — | | 187 | RX11 | 187 | | | |
| | | 188 | (Reserved) | — | | 188 | TX11 | 188 | | | |
| | | 189 | (Reserved) | — | — | 189 | TEI1 | — | 189 | | |
| | | 190 | (Reserved) | — | | 190 | RIIC2 | EI12 | | — | |
| | | 191 | (Reserved) | — | | 191 | RX12 | 191 | | | |
| | | 192 | (Reserved) | — | — | 192 | TX12 | 192 | 192 | | |
| | | 193 | (Reserved) | — | | 193 | TEI2 | — | | | |
| | | 194 | (Reserved) | — | | 194 | RIIC3 | EI13 | | — | |
| | | 195 | (Reserved) | — | — | 195 | RX13 | 195 | 195 | | |
| | | 196 | (Reserved) | — | | 196 | TX13 | 196 | | | |
| | | 197 | (Reserved) | — | | 197 | TEI3 | — | | | |
| | | 198 | DMAC | DMTEND0 | 198 | 70 | 198 | DMAC0I | 198 | 198 | |
| | | 199 | | DMTEND1 | 199 | | 71 | 199 | DMAC1I | | 199 |
| | | 200 | | DMTEND2 | 200 | | 72 | 200 | DMAC2I | | 200 |
| | | 201 | | DMTEND3 | 201 | | 73 | 201 | DMAC3I | | 201 |
| | | 214 | SCI0 | ERI0 | — | 80 | 214 | SCI0 | RX10 | 214 | |
| | | 215 | | RX10 | 215 | | 215 | TX10 | 215 | | |
| | | 216 | | TX10 | 216 | | 216 | TEI0 | — | | |
| | | 217 | | TEI0 | — | | 217 | SCI1 | RX11 | 217 | |
| | | 218 | SCI1 | ERI1 | — | 81 | 218 | TX11 | 218 | 217 | |
| 219 | RX11 | 219 | | 219 | TEI1 | | — | | | | |
| 220 | TX11 | 220 | | 220 | SCI2 | | RX12 | 220 | | | |
| 221 | TEI1 | — | 82 | 221 | TX12 | 221 | 223 | | | | |
| 222 | SCI2 | ERI2 | | — | 222 | TEI2 | | — | | | |
| 223 | RX12 | 223 | | 223 | 223 | SCI3 | | RX13 | 223 | | |
| 224 | TX12 | 224 | | 224 | 224 | TX13 | | 224 | | | |
| 225 | TEI2 | — | 83 | 225 | TEI3 | — | 226 | | | | |
| 226 | SCI3 | ERI3 | | — | 226 | SCI4 | | RX14 | 226 | | |
| 227 | RX13 | 227 | | 227 | 227 | TX14 | | 227 | | | |
| 228 | TX13 | 228 | | 228 | 228 | TEI4 | | — | | | |
| 229 | TEI3 | — | 84 | 229 | SCI5 | RX15 | 229 | 229 | | | |
| 230 | SCI4 | ERI4 | | — | 230 | TX15 | 230 | | | | |
| 231 | RX14 | 231 | | 231 | 231 | TEI5 | — | | | | |
| 232 | TX14 | 232 | | 232 | 232 | SCI6 | RX16 | | 232 | | |
| 233 | TEI4 | — | 85 | 233 | TX16 | 233 | 235 | | | | |
| 234 | SCI5 | ERI5 | | — | 234 | TEI6 | | — | | | |
| 235 | RX15 | 235 | | 235 | 235 | SCI7 | | RX17 | 235 | | |
| 236 | TX15 | 236 | | 236 | 236 | TX17 | | 236 | | | |
| 237 | TEI5 | — | — | 237 | TEI7 | — | — | | | | |

Table 2.12 Differences in Functions and Specifications (12)

| Item | | RX610 Group | | | | | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------|--------------|--|-------|-------|-----|--|---|-----------|--------------------------------------|-------|-----|----------------|--|------|---|----|-----|------|----------|--------------------------------------|------|-----|----------------|------|---|-----|---|------------|---|---|-----|---|------------|---|---|-----|---|------------|---|---|-----|---|------------|---|---|-----|-------|--------|---|----|-----|--------|-----|----|-----|--------|-----|----|-----|---|--------|---|----|-----|-------|--------|---|----|-----|--------|-----|----|-----|--------|-----|----|-----|--------|---|----|--|--|--|--|--|----|-----------|------|-------|-----|-----|------|------|-----|-----|-----|------|-----|-----|------|---|-----|------|------|-----|-----|-----|------|-----|-----|------|---|-----|-------|-------|-----|-----|-----|-------|-----|-----|-------|---|-----|-------|-------|-----|-----|-----|-------|-----|-----|-------|---|-----|-------|-------|-----|-----|-----|-------|-----|-----|-------|---|-----|-----|--------|---|-----|
| Interrupt controller | Vector table | <ul style="list-style-type: none"> Vector table (4/4) <table border="1"> <thead> <tr> <th>NO</th> <th>Interrupt</th> <th>Name</th> <th>DTCER</th> <th>IPR</th> </tr> </thead> <tbody> <tr> <td>238</td> <td rowspan="4">SCI6</td> <td>ERI6</td> <td>—</td> <td rowspan="4">86</td> </tr> <tr> <td>239</td> <td>RXI6</td> <td>239</td> </tr> <tr> <td>240</td> <td>TXI6</td> <td>240</td> </tr> <tr> <td>241</td> <td>TEI6</td> <td>—</td> </tr> <tr> <td>242</td> <td>—</td> <td>(Reserved)</td> <td>—</td> <td>—</td> </tr> <tr> <td>243</td> <td>—</td> <td>(Reserved)</td> <td>—</td> <td>—</td> </tr> <tr> <td>244</td> <td>—</td> <td>(Reserved)</td> <td>—</td> <td>—</td> </tr> <tr> <td>245</td> <td>—</td> <td>(Reserved)</td> <td>—</td> <td>—</td> </tr> <tr> <td>246</td> <td rowspan="3">RIIC0</td> <td>ICEEI0</td> <td>—</td> <td>88</td> </tr> <tr> <td>247</td> <td>ICRXI0</td> <td>247</td> <td>89</td> </tr> <tr> <td>248</td> <td>ICTXI0</td> <td>248</td> <td>8A</td> </tr> <tr> <td>249</td> <td>—</td> <td>ICTEI0</td> <td>—</td> <td>8B</td> </tr> <tr> <td>250</td> <td rowspan="4">RIIC1</td> <td>ICEEI1</td> <td>—</td> <td>8C</td> </tr> <tr> <td>251</td> <td>ICRXI1</td> <td>251</td> <td>8D</td> </tr> <tr> <td>252</td> <td>ICTXI1</td> <td>252</td> <td>8E</td> </tr> <tr> <td>253</td> <td>ICTEI1</td> <td>—</td> <td>8F</td> </tr> </tbody> </table> | | | | | NO | Interrupt | Name | DTCER | IPR | 238 | SCI6 | ERI6 | — | 86 | 239 | RXI6 | 239 | 240 | TXI6 | 240 | 241 | TEI6 | — | 242 | — | (Reserved) | — | — | 243 | — | (Reserved) | — | — | 244 | — | (Reserved) | — | — | 245 | — | (Reserved) | — | — | 246 | RIIC0 | ICEEI0 | — | 88 | 247 | ICRXI0 | 247 | 89 | 248 | ICTXI0 | 248 | 8A | 249 | — | ICTEI0 | — | 8B | 250 | RIIC1 | ICEEI1 | — | 8C | 251 | ICRXI1 | 251 | 8D | 252 | ICTXI1 | 252 | 8E | 253 | ICTEI1 | — | 8F | <ul style="list-style-type: none"> Vector table (4/4) <table border="1"> <thead> <tr> <th>No</th> <th>Interrupt</th> <th>Name</th> <th>DTCER</th> <th>IPR</th> </tr> </thead> <tbody> <tr> <td>238</td> <td rowspan="3">SCI8</td> <td>RXI8</td> <td>238</td> <td rowspan="3">238</td> </tr> <tr> <td>239</td> <td>TXI8</td> <td>239</td> </tr> <tr> <td>240</td> <td>TEI8</td> <td>—</td> </tr> <tr> <td>241</td> <td rowspan="3">SCI9</td> <td>RXI9</td> <td>241</td> <td rowspan="3">241</td> </tr> <tr> <td>242</td> <td>TXI9</td> <td>242</td> </tr> <tr> <td>243</td> <td>TEI9</td> <td>—</td> </tr> <tr> <td>244</td> <td rowspan="3">SCI10</td> <td>RXI10</td> <td>244</td> <td rowspan="3">244</td> </tr> <tr> <td>245</td> <td>TXI10</td> <td>245</td> </tr> <tr> <td>246</td> <td>TEI10</td> <td>—</td> </tr> <tr> <td>247</td> <td rowspan="3">SCI11</td> <td>RXI11</td> <td>247</td> <td rowspan="3">247</td> </tr> <tr> <td>248</td> <td>TXI11</td> <td>248</td> </tr> <tr> <td>249</td> <td>TEI11</td> <td>—</td> </tr> <tr> <td>250</td> <td rowspan="3">SCI12</td> <td>RXI12</td> <td>250</td> <td rowspan="3">250</td> </tr> <tr> <td>251</td> <td>TXI12</td> <td>251</td> </tr> <tr> <td>252</td> <td>TEI12</td> <td>—</td> </tr> <tr> <td>253</td> <td>IEB</td> <td>IEBINT</td> <td>—</td> <td>253</td> </tr> </tbody> </table> | | | | | No | Interrupt | Name | DTCER | IPR | 238 | SCI8 | RXI8 | 238 | 238 | 239 | TXI8 | 239 | 240 | TEI8 | — | 241 | SCI9 | RXI9 | 241 | 241 | 242 | TXI9 | 242 | 243 | TEI9 | — | 244 | SCI10 | RXI10 | 244 | 244 | 245 | TXI10 | 245 | 246 | TEI10 | — | 247 | SCI11 | RXI11 | 247 | 247 | 248 | TXI11 | 248 | 249 | TEI11 | — | 250 | SCI12 | RXI12 | 250 | 250 | 251 | TXI12 | 251 | 252 | TEI12 | — | 253 | IEB | IEBINT | — | 253 |
| | NO | Interrupt | Name | DTCER | IPR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 238 | SCI6 | ERI6 | — | 86 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 239 | | RXI6 | 239 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 240 | | TXI6 | 240 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 241 | | TEI6 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 242 | — | (Reserved) | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 243 | — | (Reserved) | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 244 | — | (Reserved) | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 245 | — | (Reserved) | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 246 | RIIC0 | ICEEI0 | — | 88 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 247 | | ICRXI0 | 247 | 89 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 248 | | ICTXI0 | 248 | 8A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 249 | — | ICTEI0 | — | 8B | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 250 | RIIC1 | ICEEI1 | — | 8C | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 251 | | ICRXI1 | 251 | 8D | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 252 | | ICTXI1 | 252 | 8E | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 253 | | ICTEI1 | — | 8F | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| No | Interrupt | Name | DTCER | IPR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 238 | SCI8 | RXI8 | 238 | 238 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 239 | | TXI8 | 239 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 240 | | TEI8 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 241 | SCI9 | RXI9 | 241 | 241 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 242 | | TXI9 | 242 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 243 | | TEI9 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 244 | SCI10 | RXI10 | 244 | 244 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 245 | | TXI10 | 245 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 246 | | TEI10 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 247 | SCI11 | RXI11 | 247 | 247 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 248 | | TXI11 | 248 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 249 | | TEI11 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 250 | SCI12 | RXI12 | 250 | 250 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 251 | | TXI12 | 251 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 252 | | TEI12 | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 253 | IEB | IEBINT | — | 253 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/ bits | | <ul style="list-style-type: none"> Interrupt request destination setting register i (ISELRi) | | | | | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <ul style="list-style-type: none"> Interrupt source priority register i (IPRi) <table border="1"> <thead> <tr> <th>b0</th> <th>IPR[2:0]</th> <th>Interrupt priority level select bits</th> </tr> </thead> <tbody> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> </tbody> </table> <ul style="list-style-type: none"> IPR[2:0] <ul style="list-style-type: none"> 000b: Level 0 001b: Level 1 010b: Level 2 011b: Level 3 100b: Level 4 101b: Level 5 110b: Level 6 111b: Level 7 | | | | | b0 | IPR[2:0] | Interrupt priority level select bits | b2 | — | (Reserved bit) | <ul style="list-style-type: none"> Interrupt source priority register n (IPRn) <table border="1"> <thead> <tr> <th>b0</th> <th>IPR[3:0]</th> <th>Interrupt priority level select bits</th> </tr> </thead> <tbody> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> </tbody> </table> <ul style="list-style-type: none"> IPR[3:0] <ul style="list-style-type: none"> 0000b: Level 0 0001b: Level 1 0010b: Level 2 0011b: Level 3 0100b: Level 4 0101b: Level 5 0110b: Level 6 0111b: Level 7 1000b: Level 8 1001b: Level 9 1010b: Level 10 1011b: Level 11 1100b: Level 12 1101b: Level 13 1110b: Level 14 1111b: Level 15 | | | | | b0 | IPR[3:0] | Interrupt priority level select bits | b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | IPR[2:0] | Interrupt priority level select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | IPR[3:0] | Interrupt priority level select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | — | | | | | <ul style="list-style-type: none"> Software interrupt activation register (SWINTR) DTC activation enable register n (DTCERn) DMAC activation request select register m (DMRSRm) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <ul style="list-style-type: none"> IRQ detection enable register n (IRQERn) | | | | | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | — | | | | | <ul style="list-style-type: none"> IRQ control register i (IRQCRi) IRQ pin digital filter enable register 0 (IRQFLTE0) IRQ pin digital filter enable register 1 (IRQFLTE1) IRQ pin digital filter setting register 0 (IRQFLTC0) IRQ pin digital filter setting register 1 (IRQFLTC1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.13 Differences in Functions and Specifications (13)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|--|--------------------------|--|----------------|--------------------------|---|----------------|----------------|----|----------------|----------------|----|----------------|----------------|----|----------------|----------------|--|----------------|--|---|-------|------------------------------|--|-------|---|---|-------|--|--|--------|---|--|--------|---|--|--------|---|
| Interrupt controller | Registers/ bits | <ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) <table border="1"> <tr> <td>b0</td> <td>NMIEN</td> <td>NMI enable bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> | b0 | NMIEN | NMI enable bit | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | — | (Reserved bit) | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | <ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) <table border="1"> <tr> <td>b0</td> <td>NMIEN</td> <td>NMI pin interrupt enable bit</td> </tr> <tr> <td>b1</td> <td>OSTEN</td> <td>Oscillation stop detection interrupt enable bit</td> </tr> <tr> <td>b2</td> <td>WDTEN</td> <td>WDT underflow/refresh error enable bit</td> </tr> <tr> <td>b3</td> <td>IWDTEN</td> <td>IWDT underflow/refresh error enable bit</td> </tr> <tr> <td>b4</td> <td>LVD1EN</td> <td>Voltage-monitoring 1 interrupt enable bit</td> </tr> <tr> <td>b5</td> <td>LVD2EN</td> <td>Voltage-monitoring 2 interrupt enable bit</td> </tr> </table> | b0 | NMIEN | NMI pin interrupt enable bit | b1 | OSTEN | Oscillation stop detection interrupt enable bit | b2 | WDTEN | WDT underflow/refresh error enable bit | b3 | IWDTEN | IWDT underflow/refresh error enable bit | b4 | LVD1EN | Voltage-monitoring 1 interrupt enable bit | b5 | LVD2EN | Voltage-monitoring 2 interrupt enable bit |
| | | b0 | NMIEN | NMI enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | NMIEN | NMI pin interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | OSTEN | Oscillation stop detection interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | WDTEN | WDT underflow/refresh error enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | IWDTEN | IWDT underflow/refresh error enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | LVD1EN | Voltage-monitoring 1 interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | LVD2EN | Voltage-monitoring 2 interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Non-maskable interrupt status register (NMISR) <table border="1"> <tr> <td>b0</td> <td>NMIST</td> <td>NMI status flag</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> | b0 | NMIST | NMI status flag | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | — | (Reserved bit) | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | <ul style="list-style-type: none"> Non-maskable interrupt status register (NMISR) <table border="1"> <tr> <td>b0</td> <td>NMIST</td> <td>NMI status flag</td> </tr> <tr> <td>b1</td> <td>OSTST</td> <td>Oscillation stop detection interrupt status flag</td> </tr> <tr> <td>b2</td> <td>WDTST</td> <td>WDT underflow/refresh error status flag</td> </tr> <tr> <td>b3</td> <td>IWDTST</td> <td>IWDT underflow/refresh error status flag</td> </tr> <tr> <td>b4</td> <td>LVD1ST</td> <td>Voltage-monitoring 1 interrupt status flag</td> </tr> <tr> <td>b5</td> <td>LVD2ST</td> <td>Voltage-monitoring 2 interrupt status flag</td> </tr> </table> | b0 | NMIST | NMI status flag | b1 | OSTST | Oscillation stop detection interrupt status flag | b2 | WDTST | WDT underflow/refresh error status flag | b3 | IWDTST | IWDT underflow/refresh error status flag | b4 | LVD1ST | Voltage-monitoring 1 interrupt status flag | b5 | LVD2ST | Voltage-monitoring 2 interrupt status flag | | |
| b0 | NMIST | NMI status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | NMIST | NMI status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | OSTST | Oscillation stop detection interrupt status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | WDTST | WDT underflow/refresh error status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | IWDTST | IWDT underflow/refresh error status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | LVD1ST | Voltage-monitoring 1 interrupt status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | LVD2ST | Voltage-monitoring 2 interrupt status flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Non-maskable interrupt clear register (NMICLR) <table border="1"> <tr> <td>b0</td> <td>NMICLR</td> <td>NMI clear bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> | b0 | NMICLR | NMI clear bit | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | — | (Reserved bit) | b4 | — | (Reserved bit) | b5 | — | (Reserved bit) | <ul style="list-style-type: none"> Non-maskable interrupt status clear register (NMICLR) <table border="1"> <tr> <td>b0</td> <td>NMICLR</td> <td>NMI clear bit</td> </tr> <tr> <td>b1</td> <td>OSTCLR</td> <td>OST clear bit</td> </tr> <tr> <td>b2</td> <td>WDTCLR</td> <td>WDT clear bit</td> </tr> <tr> <td>b3</td> <td>IWDTCLR</td> <td>IWDT clear bit</td> </tr> <tr> <td>b4</td> <td>LVD1CLR</td> <td>LVD1 clear bit</td> </tr> <tr> <td>b5</td> <td>LVD2CLR</td> <td>LVD2 clear bit</td> </tr> </table> | b0 | NMICLR | NMI clear bit | b1 | OSTCLR | OST clear bit | b2 | WDTCLR | WDT clear bit | b3 | IWDTCLR | IWDT clear bit | b4 | LVD1CLR | LVD1 clear bit | b5 | LVD2CLR | LVD2 clear bit | | |
| b0 | NMICLR | NMI clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | NMICLR | NMI clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | OSTCLR | OST clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | WDTCLR | WDT clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | IWDTCLR | IWDT clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | LVD1CLR | LVD1 clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | LVD2CLR | LVD2 clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <ul style="list-style-type: none"> NMI pin digital filter enable register (NMIFLTE) NMI pin digital filter setting register (NMIFLTC) Group m interrupt source register (GRPm) Group m interrupt enable register (GENm) Group m interrupt clear register (GCRm) Unit selecting register (SEL) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <ul style="list-style-type: none"> Software standby release IRQ enable register (SSIER) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Bus | Functions | <ul style="list-style-type: none"> Bus configuration (on-chip peripheral buses) <table border="1"> <tr> <td>On-chip peripheral bus 1</td> <td>DMAC, interrupt controller, bus error monitoring section</td> <td>ICLK</td> </tr> <tr> <td>On-chip peripheral bus 2</td> <td>Peripheral functions, on-chip ROM, data flash</td> <td>PCLK</td> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> </tr> </table> Bus configuration (on-chip peripheral buses) <table border="1"> <tr> <td>On-chip peripheral bus 1</td> <td>DTC, DMACA interrupt controller, bus error monitoring section</td> <td>ICLK</td> </tr> <tr> <td>On-chip peripheral bus 2</td> <td>Peripheral functions</td> <td>PCLKB</td> </tr> <tr> <td>On-chip peripheral bus 3</td> <td>USB</td> <td>PCLKB</td> </tr> <tr> <td>On-chip peripheral bus 4</td> <td>—</td> <td>—</td> </tr> <tr> <td>On-chip peripheral bus 5</td> <td>—</td> <td>—</td> </tr> <tr> <td>On-chip peripheral bus 6</td> <td>ROM, E2 data flash, FCU-RAM</td> <td>FCLK</td> </tr> </table> | On-chip peripheral bus 1 | DMAC, interrupt controller, bus error monitoring section | ICLK | On-chip peripheral bus 2 | Peripheral functions, on-chip ROM, data flash | PCLK | — | — | — | — | — | — | — | — | — | — | — | — | On-chip peripheral bus 1 | DTC, DMACA interrupt controller, bus error monitoring section | ICLK | On-chip peripheral bus 2 | Peripheral functions | PCLKB | On-chip peripheral bus 3 | USB | PCLKB | On-chip peripheral bus 4 | — | — | On-chip peripheral bus 5 | — | — | On-chip peripheral bus 6 | ROM, E2 data flash, FCU-RAM | FCLK | |
| On-chip peripheral bus 1 | DMAC, interrupt controller, bus error monitoring section | ICLK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 2 | Peripheral functions, on-chip ROM, data flash | PCLK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 1 | DTC, DMACA interrupt controller, bus error monitoring section | ICLK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 2 | Peripheral functions | PCLKB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 3 | USB | PCLKB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 4 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 5 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| On-chip peripheral bus 6 | ROM, E2 data flash, FCU-RAM | FCLK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.14 Differences in Functions and Specifications (14)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------------|--|---|------------------|-------------|---------|----------|--------------------------|----|------------|--------------------------------|----|---|--------------------------|----|-------|--------------------------|-----|---|--------------------------|---|-----|--------------------------|-------------|----|--------------------------|----------------------|----|--------------------------|--------------------------------|----|--------------------------|---|----|--------------------------|-----------------|-----|--------------------------|---|-----|--------------------------|-------------|----|--------------------------|--|------|--------------------------|---|----|--------------------------|---|----|--------------------------|---|------|--|---|------------------|---|---------|----------|--------------------------|-----------------|-----|--------------------------|---|-----|--------------------------|----------------------------|-----|--------------------------|---|-----|--------------------------|----------------------------|-----|--------------------------|---|-----|--------------------------|------------------------------------|-----|--------------------------|---|------|--------------------------|----------------------------|-----|--------------------------|---|-----|--------------------------|-------------|------|--------|--|----|-------|---|----|--------|---|----|-------|---|----|------------|---|-----|---|---|-----|------------|--------------------------------|-----|---|---|-----|-----------|----------------------------|-----|---|---|-----|-----------|----------------------------|-----|---|---|-----|-----------|------------------------------------|-----|---|---|-----|-----------|----------------------------|-----|---|---|-----|--------|-------------|----|---------|----------------------------|----|---|-----------------|----|---|---|-----|--------|-------------|----|---------|------------------|----|---|-----------------|----|---|---|
| Bus | Functions <ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <thead> <tr> <th rowspan="2">Address</th> <th colspan="2">On-chip ROM mode</th> </tr> <tr> <th>Enabled</th> <th>Disabled</th> </tr> </thead> <tbody> <tr> <td>0000 0000h to 0007 FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0008 0000h to 0000 8FFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0009 0000h to 000F FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>0010 0000h to 0011 FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>0012 0000h to 007F 7FFFh</td> <td>○</td> <td>—</td> </tr> <tr> <td>007F 8000h to 007F 9FFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>007F A000h to 007F BFFFh</td> <td>○</td> <td>—</td> </tr> <tr> <td>007F C000h to 007F C4FFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>007F C500h to 007F FBFFh</td> <td>○</td> <td>—</td> </tr> <tr> <td>007F FC00h to 007F FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0080 0000h to 00DF FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>00E0 0000h to 00FF FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0100 0000h to 07FF FFFFh</td> <td>—</td> <td>[IA]</td> </tr> <tr> <td>0800 0000h to 7FFF FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>8000 0000h to FEFF FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>FF00 0000h to FFFF FFFFh</td> <td>—</td> <td>[IA]</td> </tr> </tbody> </table> | Address | On-chip ROM mode | | Enabled | Disabled | 0000 0000h to 0007 FFFFh | — | — | 0008 0000h to 0000 8FFFh | — | — | 0009 0000h to 000F FFFFh | — | ○ | 0010 0000h to 0011 FFFFh | — | ○ | 0012 0000h to 007F 7FFFh | ○ | — | 007F 8000h to 007F 9FFFh | — | — | 007F A000h to 007F BFFFh | ○ | — | 007F C000h to 007F C4FFh | — | — | 007F C500h to 007F FBFFh | ○ | — | 007F FC00h to 007F FFFFh | — | — | 0080 0000h to 00DF FFFFh | — | — | 00E0 0000h to 00FF FFFFh | — | — | 0100 0000h to 07FF FFFFh | — | [IA] | 0800 0000h to 7FFF FFFFh | — | ○ | 8000 0000h to FEFF FFFFh | — | ○ | FF00 0000h to FFFF FFFFh | — | [IA] | <ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <thead> <tr> <th rowspan="2">Address</th> <th colspan="2">On-chip ROM mode</th> </tr> <tr> <th>Enabled</th> <th>Disabled</th> </tr> </thead> <tbody> <tr> <td>0000 0000h to 0007 FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0008 0000h to 0008 7FFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0008 8000h to 0009 FFFFh</td> <td>—</td> <td>Δ</td> </tr> <tr> <td>000A 0000h to 000B FFFFh</td> <td>—</td> <td>Δ</td> </tr> <tr> <td>000C 0000h to 000D FFFFh</td> <td>—</td> <td>Δ</td> </tr> <tr> <td>000E 0000h to 000F FFFFh</td> <td>—</td> <td>—</td> </tr> <tr> <td>0010 0000h to 00FF FFFFh</td> <td>Δ</td> <td>○</td> </tr> <tr> <td>0100 0000h to 07FF FFFFh</td> <td>—</td> <td>[IA]</td> </tr> <tr> <td>0800 0000h to 7FFF FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>8000 0000h to FEFF FFFFh</td> <td>—</td> <td>○</td> </tr> <tr> <td>FF00 0000h to FFFF FFFFh</td> <td>—</td> <td>[IA]</td> </tr> </tbody> </table> | Address | On-chip ROM mode | | Enabled | Disabled | 0000 0000h to 0007 FFFFh | — | — | 0008 0000h to 0008 7FFFh | — | — | 0008 8000h to 0009 FFFFh | — | Δ | 000A 0000h to 000B FFFFh | — | Δ | 000C 0000h to 000D FFFFh | — | Δ | 000E 0000h to 000F FFFFh | — | — | 0010 0000h to 00FF FFFFh | Δ | ○ | 0100 0000h to 07FF FFFFh | — | [IA] | 0800 0000h to 7FFF FFFFh | — | ○ | 8000 0000h to FEFF FFFFh | — | ○ | FF00 0000h to FFFF FFFFh | — | [IA] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Address | | On-chip ROM mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Enabled | | Disabled | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 0000h to 0007 FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 0000h to 0000 8FFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 0000h to 000F FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 0000h to 0011 FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0012 0000h to 007F 7FFFh | ○ | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 007F 8000h to 007F 9FFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 007F A000h to 007F BFFFh | ○ | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 007F C000h to 007F C4FFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 007F C500h to 007F FBFFh | ○ | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 007F FC00h to 007F FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0080 0000h to 00DF FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 00E0 0000h to 00FF FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0100 0000h to 07FF FFFFh | — | [IA] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0800 0000h to 7FFF FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 8000 0000h to FEFF FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FF00 0000h to FFFF FFFFh | — | [IA] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | On-chip ROM mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Enabled | Disabled | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 0000h to 0007 FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 0000h to 0008 7FFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 8000h to 0009 FFFFh | — | Δ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A 0000h to 000B FFFFh | — | Δ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C 0000h to 000D FFFFh | — | Δ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E 0000h to 000F FFFFh | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 0000h to 00FF FFFFh | Δ | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0100 0000h to 07FF FFFFh | — | [IA] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0800 0000h to 7FFF FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 8000 0000h to FEFF FFFFh | — | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FF00 0000h to FFFF FFFFh | — | [IA] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/ bits | <ul style="list-style-type: none"> CSi control register (CSnCNT) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>EXENB</td> <td>Operation enable bit</td> </tr> <tr> <td>b4</td> <td>BSIZE[1:0]</td> <td>External bus width select bits</td> </tr> <tr> <td>b5</td> <td>—</td> <td>—</td> </tr> <tr> <td>b8</td> <td>EMODE</td> <td>Endian mode bit</td> </tr> <tr> <td>b12</td> <td>—</td> <td>(Reserved bit)</td> </tr> </tbody> </table> <ul style="list-style-type: none"> BSIZE[1:0] <ul style="list-style-type: none"> 00b: 16-bit bus space selected 01b: (Setting prohibited) 10b: 8-bit bus space selected 11b: (Setting prohibited) | bit | Symbol | Description | b0 | EXENB | Operation enable bit | b4 | BSIZE[1:0] | External bus width select bits | b5 | — | — | b8 | EMODE | Endian mode bit | b12 | — | (Reserved bit) | <ul style="list-style-type: none"> CSn control register (CSnCR) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>EXENB</td> <td>Operation enable bit</td> </tr> <tr> <td>b4</td> <td>BSIZE[1:0]</td> <td>External bus width select bits</td> </tr> <tr> <td>b5</td> <td>—</td> <td>—</td> </tr> <tr> <td>b8</td> <td>EMODE</td> <td>Endian mode bit</td> </tr> <tr> <td>b12</td> <td>MPXEN</td> <td>Address/data multiplexed I/O interface select bit</td> </tr> </tbody> </table> <ul style="list-style-type: none"> BSIZE[1:0] <ul style="list-style-type: none"> 00b: 16-bit bus space selected 01b: 32-bit bus space selected 10b: 8-bit bus space selected 11b: (Setting prohibited) CS recovery cycle insertion enable register (CSRECEN) CSi wait control register 1 (CSiWCNT1) CSn wait control register 1 (CSnWCR1) CSi wait control register 2 (CSiWCNT2) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>CSROFF</td> <td>Read-access CS extension cycle select bits</td> </tr> <tr> <td>b2</td> <td>[2:0]</td> <td>—</td> </tr> <tr> <td>b4</td> <td>CSWOFF</td> <td>Write-access CS extension cycle select bits</td> </tr> <tr> <td>b5</td> <td>[2:0]</td> <td>—</td> </tr> <tr> <td>b8</td> <td>WDOFF[2:0]</td> <td>Write data output extension cycle select bits</td> </tr> <tr> <td>b10</td> <td>—</td> <td>—</td> </tr> <tr> <td>b12</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b13</td> <td>—</td> <td>—</td> </tr> <tr> <td>b16</td> <td>RDON[2:0]</td> <td>RD assert wait select bits</td> </tr> <tr> <td>b18</td> <td>—</td> <td>—</td> </tr> <tr> <td>b20</td> <td>WRON[2:0]</td> <td>WR assert wait select bits</td> </tr> <tr> <td>b22</td> <td>—</td> <td>—</td> </tr> <tr> <td>b24</td> <td>WDON[2:0]</td> <td>Write data output wait select bits</td> </tr> <tr> <td>b26</td> <td>—</td> <td>—</td> </tr> <tr> <td>b28</td> <td>CSON[2:0]</td> <td>CS assert wait select bits</td> </tr> <tr> <td>b30</td> <td>—</td> <td>—</td> </tr> </tbody> </table> CSn wait control register 2 (CSnWCR2) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>CSROFF</td> <td>Read-access CS extension cycle select bits</td> </tr> <tr> <td>b2</td> <td>[2:0]</td> <td>—</td> </tr> <tr> <td>b4</td> <td>CSWOFF</td> <td>Write-access CS extension cycle select bits</td> </tr> <tr> <td>b5</td> <td>[2:0]</td> <td>—</td> </tr> <tr> <td>b8</td> <td>WDOFF[2:0]</td> <td>Write data output extension cycle select bits</td> </tr> <tr> <td>b10</td> <td>—</td> <td>—</td> </tr> <tr> <td>b12</td> <td>AWAIT[1:0]</td> <td>Address cycle wait select bits</td> </tr> <tr> <td>b13</td> <td>—</td> <td>—</td> </tr> <tr> <td>b16</td> <td>RDON[2:0]</td> <td>RD assert wait select bits</td> </tr> <tr> <td>b18</td> <td>—</td> <td>—</td> </tr> <tr> <td>b20</td> <td>WRON[2:0]</td> <td>WR assert wait select bits</td> </tr> <tr> <td>b22</td> <td>—</td> <td>—</td> </tr> <tr> <td>b24</td> <td>WDON[2:0]</td> <td>Write data output wait select bits</td> </tr> <tr> <td>b26</td> <td>—</td> <td>—</td> </tr> <tr> <td>b28</td> <td>CSON[2:0]</td> <td>CS assert wait select bits</td> </tr> <tr> <td>b30</td> <td>—</td> <td>—</td> </tr> </tbody> </table> Bus error source clear register (BERCLR) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>STSCCLR</td> <td>Bus error source clear bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b7</td> <td>—</td> <td>—</td> </tr> </tbody> </table> Bus error status clear register (BERCLR) <table border="1"> <thead> <tr> <th>bit</th> <th>Symbol</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>b0</td> <td>STSCCLR</td> <td>Status clear bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>—</td> </tr> </tbody> </table> Bus error status register 1 (BERSR1) Bus error status register 2 (BERSR2) Bus priority control register (BUSPRI) | bit | Symbol | Description | b0 | EXENB | Operation enable bit | b4 | BSIZE[1:0] | External bus width select bits | b5 | — | — | b8 | EMODE | Endian mode bit | b12 | MPXEN | Address/data multiplexed I/O interface select bit | bit | Symbol | Description | b0 | CSROFF | Read-access CS extension cycle select bits | b2 | [2:0] | — | b4 | CSWOFF | Write-access CS extension cycle select bits | b5 | [2:0] | — | b8 | WDOFF[2:0] | Write data output extension cycle select bits | b10 | — | — | b12 | — | (Reserved bits) | b13 | — | — | b16 | RDON[2:0] | RD assert wait select bits | b18 | — | — | b20 | WRON[2:0] | WR assert wait select bits | b22 | — | — | b24 | WDON[2:0] | Write data output wait select bits | b26 | — | — | b28 | CSON[2:0] | CS assert wait select bits | b30 | — | — | bit | Symbol | Description | b0 | CSROFF | Read-access CS extension cycle select bits | b2 | [2:0] | — | b4 | CSWOFF | Write-access CS extension cycle select bits | b5 | [2:0] | — | b8 | WDOFF[2:0] | Write data output extension cycle select bits | b10 | — | — | b12 | AWAIT[1:0] | Address cycle wait select bits | b13 | — | — | b16 | RDON[2:0] | RD assert wait select bits | b18 | — | — | b20 | WRON[2:0] | WR assert wait select bits | b22 | — | — | b24 | WDON[2:0] | Write data output wait select bits | b26 | — | — | b28 | CSON[2:0] | CS assert wait select bits | b30 | — | — | bit | Symbol | Description | b0 | STSCCLR | Bus error source clear bit | b1 | — | (Reserved bits) | b7 | — | — | bit | Symbol | Description | b0 | STSCCLR | Status clear bit | b1 | — | (Reserved bits) | b3 | — | — |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | EXENB | Operation enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | BSIZE[1:0] | External bus width select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | EMODE | Endian mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | EXENB | Operation enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | BSIZE[1:0] | External bus width select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | EMODE | Endian mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | MPXEN | Address/data multiplexed I/O interface select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CSROFF | Read-access CS extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | [2:0] | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | CSWOFF | Write-access CS extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | [2:0] | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | WDOFF[2:0] | Write data output extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b10 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b13 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b16 | RDON[2:0] | RD assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b18 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b20 | WRON[2:0] | WR assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b22 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b24 | WDON[2:0] | Write data output wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b26 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b28 | CSON[2:0] | CS assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b30 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CSROFF | Read-access CS extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | [2:0] | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | CSWOFF | Write-access CS extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | [2:0] | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | WDOFF[2:0] | Write data output extension cycle select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b10 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | AWAIT[1:0] | Address cycle wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b13 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b16 | RDON[2:0] | RD assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b18 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b20 | WRON[2:0] | WR assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b22 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b24 | WDON[2:0] | Write data output wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b26 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b28 | CSON[2:0] | CS assert wait select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b30 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | STSCCLR | Bus error source clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| bit | Symbol | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | STSCCLR | Status clear bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> Bus error interrupt enable register (BERIE) | <ul style="list-style-type: none"> — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.15 Differences in Functions and Specifications (15)

| Item | | RX610 Group | RX630 Group | | | | | |
|------------------------------------|---|----------------------------------|--|---|---|--------|------------------------------|---|
| Memory-protection unit | Register | — | • Region-n start page number register (RSPAGEn) (n = 0 to 7) | | | | | |
| | | | • Region-n end page number register (REPAGEn) (n = 0 to 7) | | | | | |
| | | | • Memory-protection enable register (MPEN) | | | | | |
| | | | • Background access control register (MPBAC) | | | | | |
| | | | • Memory-protection error status-clearing register (MPECLR) | | | | | |
| | | | • Memory-protection error status register (MPESTS) | | | | | |
| | | | • Data memory-protection error address register (MPDEA) | | | | | |
| | | | • Region search address register (MPSA) | | | | | |
| | | | • Region search operation register (MPOPS) | | | | | |
| | | | • Region invalidation operation register (MPOPI) | | | | | |
| | | | • Instruction-hit region register (MHITI) | | | | | |
| • Data-hit region register (MHITD) | | | | | | | | |
| DMA controller | Functions | • Specification overview | • Specification overview | | | | | |
| | | Transfer space | 4 GB | Transfer space | 512 MB | | | |
| | | Maximum transfer byte count | 64 MB | Maximum transfer data count | 1 MB | | | |
| | | Single operand | Data count: 1, 2, 4, 8, 16, 32, 64, 128 | Block size | Data count: 1 to 1024 | | | |
| | | Transfer system | Single operand transfer | Transfer system | — | | | |
| | | | Consecutive operand transfer | | — | | | |
| | Nonstop transfer | | — | | | | | |
| | — | — | Normal transfer mode | — | | | | |
| | — | — | Repeat transfer mode | — | | | | |
| | — | — | Block transfer mode | — | | | | |
| | Selective function | Reload function | Selective function | — | | | | |
| — | — | Extended repeat area function | — | | | | | |
| Registers/bits | Registers/bits | • DMA mode register (DMMOD) | — | | | | | |
| | | — | • DMA source address register (DMSAR) | | | | | |
| | | — | • DMA destination address register (DMDAR) | | | | | |
| | | • DMA control register A (DMCRA) | • DMA transfer count register (DMCRA) | | | | | |
| | | b0 | DCTG[5:0] | DMA activation source select bits | b0 | DMCRAH | Lower bits of transfer count | |
| | | b5 | — | (Reserved bits) | b15 | — | | |
| | | b6 | — | (Reserved bits) | Upper bits of transfer count | b16 | DMCRAH | |
| | | b7 | — | (Reserved bits) | | b25 | — | |
| | | b8 | DRLOD | Transfer destination address reload function select bit | DMA block transfer count register (DMCRB) | b0 | — | — |
| | | b9 | SRLOD | Transfer source address reload function select bit | | b9 | — | — |
| | | b10 | BRLOD | Transfer byte count reload function select bit | — | — | — | |
| b11 | — | (Reserved bits) | | | | | | |
| b23 | — | (Reserved bits) | | | | | | |
| b24 | DSEL[1:0] | Transfer system select bits | — | — | — | | | |
| b25 | — | (Reserved bits) | | | | | | |
| • DMA control register B (DMCRB) | • DMA block transfer count register (DMCRB) | | | | | | | |
| b0 | DSCLR | DMAC internal status clear bit | b0 | — | — | | | |
| b1 | — | (Reserved bits) | b9 | — | — | | | |
| b9 | — | (Reserved bits) | | | | | | |

Table 2.16 Differences in Functions and Specifications (16)

| Item | | RX610 Group | RX630 Group |
|---|--|--|--|
| DMA controller | Registers/ bits | • DMA control register C (DMCRC) | — |
| | | • DMA control register D (DMCRD) | |
| | | • DMA control register E (DMCRE) | |
| | | • DMA current transfer source address register (DMCSA) | |
| | | • DMA current transfer destination address register (DMCDA) | |
| | | • DMA current transfer byte count register (DMCBC) | |
| | | • DMA reload transfer source address register (DMRSA) | |
| | | • DMA reload transfer destination address register (DMRDA) | |
| | | • DMA reload transfer byte count register (DMRBC) | |
| | | • DMA interrupt control register (DMICNT) | |
| | | • DMA start register (DMSCNT) | |
| | | • DMA arbitration status register (DMASTS) | |
| | | • DMA transfer end detect register (DMEDET) | |
| | | — | |
| — | • DMA interrupt setting register (DMINT) | | |
| — | • DMA address mode register (DMAMD) | | |
| — | • DMA offset register (DMOFR) | | |
| — | • DMA transfer enable register (DMCNT) | | |
| — | • DMA software start register (DMREQ) | | |
| — | • DMA status register (DMSTS) | | |
| — | • DMA activation source flag control register (DMCSL) | | |
| — | • DMACA module activation register (DMAST) | | |
| DTC controller | Functions | • Priority relative to DMAC DMAC > DTC | • Priority relative to DMACA DMACA = DTC Note: DMACA > DTC when DMACA and DTC are operating simultaneously |
| | Registers/ bits | • DTC control register (DTCCR) | • DTC control register (DTCCR) |
| | | b0 ERR Transfer stop flag | b0 — (Reserved bit) |
| | | b3 RCHNE Chain transfer enable after DTC repeat transfer bit | b3 — (Reserved bit) |
| | | b4 RRS DTC transfer data read skip enable bit | b4 RRS DTC transfer data read skip enable bit |
| • DTC vector base register (DTCVBR) The value of the lower 12 bits (b11 to b0) is fixed at 0, and writing to them has no effect. | • DTC vector base register (DTCVBR) The lower 12 bits (b11 to b0) are read as 0. The write value should be 0. | | |
| — | • DTC status register (DTCSTS) | | |
| I/O port | Registers/ bits | • Data direction register (DDR) | • Port direction register (PDR) |
| | | • Data register (DR) | • Port output data register (PODR) |
| | | • Port register (PORT) | • Port input data register (PIDR) |
| | | • Input buffer control register (ICR) | • Port mode register (PMR) |
| | | • Pull-up resistor control register (PCR) | • Pull-up control register (PCR) |
| | | • Data direction register (DDR) | • Port direction register (PDR) |
| | | • Open drain control register (ODR) | • Open drain control register 0 (ODR0) |
| | | b0 B0 Pm0 output type select bit | b0 B0 Pm0 output type select bit |
| | | b1 B1 Pm1 output type select bit | b1 — (Reserved bit) |
| | | b2 B2 Pm2 output type select bit | b2 B2 Pm1 output type select bit |
| | | b3 B3 Pm3 output type select bit | b3 — (Reserved bit) |
| | | b4 B4 Pm4 output type select bit | b4 B4 Pm2 output type select bit |
| | | b5 B5 Pm5 output type select bit | b5 — (Reserved bit) |
| | | b6 B6 Pm6 output type select bit | b6 B6 Pm3 output type select bit |
| b7 B7 Pm7 output type select bit | b7 — (Reserved bit) | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.17 Differences in Functions and Specifications (17)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | |
|---|--------------------|-------------|---|----|----------------------------|----------------------------|----|----|----------------------------|----|----|----------------------------|----|----|----------------------------|
| I/O port | Registers/ bits | — | <ul style="list-style-type: none"> Open drain control register 1 (ODR1) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pm4 output type select bit</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pm5 output type select bit</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pm6 output type select bit</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pm7 output type select bit</td> </tr> </table> | b0 | B0 | Pm4 output type select bit | b2 | B2 | Pm5 output type select bit | b4 | B4 | Pm6 output type select bit | b6 | B6 | Pm7 output type select bit |
| | | | b0 | B0 | Pm4 output type select bit | | | | | | | | | | |
| | | | b2 | B2 | Pm5 output type select bit | | | | | | | | | | |
| | | | b4 | B4 | Pm6 output type select bit | | | | | | | | | | |
| | | | b6 | B6 | Pm7 output type select bit | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Driving ability control register (DSCR) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Port function control register 0 (PFCR0) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Port function control register 1 (PFCR1) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Port function control register 2 (PFCR2) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Port function control register 3 (PFCR3) | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 4 (PFCR4) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 5 (PFCR5) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 6 (PFCR6) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 7 (PFCR7) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 8 (PFCR8) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Port function control register 9 (PFCR9) | — | | | | | | | | | | | | | | |
| Multi-function pin controller | Registers/ bits | — | <ul style="list-style-type: none"> Write-protect register (PWPR) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P0n pin function control register (P0nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P1n pin function control register (P1nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P2n pin function control register (P2nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P3n pin function control register (P3nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P4n pin function control register (P4nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P5n pin function control register (P5nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P6n pin function control register (P6nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P7n pin function control register (P7nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P8n pin function control register (P8nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> P9n pin function control register (P9nPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> Pan pin function control register (PANPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PBn pin function control register (PBnPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PCn pin function control register (PCnPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PDn pin function control register (PDnPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PEn pin function control register (PENPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PFn pin function control register (PFnPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PJ3 pin function control register (PJ3PFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> PKn pin function control register (PKnPFS) | | | | | | | | | | | | |
| | | | <ul style="list-style-type: none"> CS output enable register (PFCSE) | | | | | | | | | | | | |
| <ul style="list-style-type: none"> CS output pin select register 0 (PFCSS0) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> CS output pin select register 1 (PFCSS1) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Address output enable register 0 (PFAOE0) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Address output enable register 1 (PFAOE1) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> External bus control register 0 (PFBCR0) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> External bus control register 1 (PFBCR1) | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> USB0 control register (PFUSB0) | | | | | | | | | | | | | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.18 Differences in Functions and Specifications (18)

| Item | | RX610 Group | RX630 Group |
|---|-----------------|-------------|--|
| Multi-function timer pulse unit 2 | Registers/ bits | — | • Timer control register (TCR) |
| | | | • Timer mode register (TMDR) |
| | | | • Timer I/O control register (TIOR) |
| | | | • Timer compare match clear register (TCNTCMPCLR) |
| | | | • Timer interrupt enable register (TIER) |
| | | | • Timer status register (TSR) |
| | | | • Timer buffer operation transfer mode register (TBTM) |
| | | | • Timer input capture control register (TICCR) |
| | | | • Timer A/D converter start request control register (TADCR) |
| | | | • Timer A/D converter start request cycle set registers A and B (TADCORA and TADCORB) |
| | | | • Timer A/D converter start request cycle set buffer registers A and B (TADCOBRA and TADCOBRB) |
| | | | • Timer counter (TCNT) |
| | | | • Timer general register (TGR) |
| | | | • Timer start register (TSTR) |
| | | | • Timer synchronous register (TSYR) |
| | | | • Timer read/write enable register (TRWER) |
| | | | • Timer output master enable register (TOER) |
| | | | • Timer output control register 1 (TOCR1) |
| • Timer output control register 2 (TOCR2) | | | |
| • Timer output level buffer register (TOLBR) | | | |
| • Timer gate control register (TGCR) | | | |
| • Timer subcounter (TCNTS) | | | |
| • Timer dead time data register (TDDR) | | | |
| • Timer cycle data register (TCDR) | | | |
| • Timer cycle buffer register (TCBR) | | | |
| • Timer interrupt skipping set register (TITCR) | | | |
| • Timer interrupt skipping counter (TITCNT) | | | |
| • Timer buffer transfer set register (TBTER) | | | |
| • Timer dead time enable register (TDER) | | | |
| • Timer waveform control register (TWCR) | | | |
| • Noise filter control register (NFCR) | | | |

Table 2.19 Differences in Functions and Specifications (19)

| Item | | RX610 Group | RX630 Group | | |
|-------------------------|---|--|--|---------------------------------------|--|
| Port output enable 2 | Registers/ bits | — | • Input level control/status register 1 (ICSR1) | | |
| | | | • Output level control/status register 1 (OCSR1) | | |
| | | | • Input level control/status register 2 (ICSR2) | | |
| | | | • Software port output enable register (SPOER) | | |
| | | | • Port output enable control register 1 (POECR1) | | |
| | | | • Port output enable control register 2 (POECR2) | | |
| | | | • Input level control/status register 3 (ICSR3) | | |
| 16-bit timer pulse unit | Functions | • Specification overview | • Specification overview | | |
| | | Pulse input/output | Max. 16 | Pulse input/output | Max. 32 Unit 0: 16 Unit 1: 16 |
| | | Channels 0, 3 | Support for buffer operation setting | Channels 0, 3, 6, and 9 | Support for buffer operation setting |
| | | Channels 1, 2, 4, and 5 | Support for independent setting of phase counting mode | Channels 1, 2, 4, 5, 7, 8, 10, and 11 | Support for independent setting of phase counting mode |
| | | Interrupt sources | 26 | Interrupt sources | 52 Unit 0: 26 Unit 1: 26 |
| | | Registers/ bits | • Timer status register (TSR) | • Timer status register (TSR) | |
| | b0 | | — (Reserved bit) | b0 | TGFA Input capture/output compare flag A |
| | b1 | | — (Reserved bit) | b1 | TGFB Input capture/output compare flag B |
| | b2 | | — (Reserved bit) | b2 | TGFC Input capture/output compare flag C |
| | b3 | | — (Reserved bit) | b3 | TGFD Input capture/output compare flag D |
| | b4 | | — (Reserved bit) | b4 | TCFV Overflow flag |
| | b5 | — (Reserved bit) | b5 | TCFU Underflow flag | |
| b7 | TCFD Count direction flag | b7 | TCFD Count direction flag | | |
| | • Timer start register (TSTRA, TSTRB) | • Timer start register (TSTR) | | | |
| | • Timer synchronous register (TSYRA, TSYRB) | • Timer synchronous register (TSYR) | | | |
| | — | • Noise filter control register (NFCR) | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.20 Differences in Functions and Specifications (20)

| Item | | RX610 Group | RX630 Group |
|------------------------------|--------------------|---|--|
| Programmable pulse generator | Registers/ bits | <ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: PPG1 trigger channels are TPU0 to TPU3. 1: PPG1 trigger channels are TPU6 to TPU9. | <ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: PPG1 trigger channels are MTU0 to MTU3 1: PPG1 trigger channels are TPU0 to TPU3 |
| | | <ul style="list-style-type: none"> PPG output control register (PCR) <p>PPG0.PCR</p> <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 <p>PPG1.PCR</p> <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 00b: Compare match in TPU6 01b: Compare match in TPU7 10b: Compare match in TPU8 11b: Compare match in TPU9 | <ul style="list-style-type: none"> PPG output control register (PCR) <p>PPG0.PCR</p> <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> 00b: Compare match in MTU0 01b: Compare match in MTU1 10b: Compare match in MTU2 11b: Compare match in MTU3 <p>PPG1.PCR</p> <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 00b: Compare match in MTU0 01b: Compare match in MTU1 10b: Compare match in MTU2 11b: Compare match in MTU3 Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 |
| | | <ul style="list-style-type: none"> PPG output mode register (PMR) <p>PPG0.PMR</p> <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <ul style="list-style-type: none"> (Output values updated on compare match A in the selected TPUm) 1: Non-overlapping operation <ul style="list-style-type: none"> (Output values updated on compare match A or B in the selected TPUm) <p>PPG1.PMR</p> <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <ul style="list-style-type: none"> (Output values updated on compare match A in the selected TPUm) 1: Non-overlapping operation <ul style="list-style-type: none"> (Output values updated on compare match A or B in the selected TPUm) | <ul style="list-style-type: none"> PPG output mode register (PMR) <p>PPG0.PMR</p> <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <ul style="list-style-type: none"> (Output values updated on compare match A in the selected MTUUn) 1: Non-overlapping operation <ul style="list-style-type: none"> (Output values updated on compare match A or B in the selected MTUUn) <p>PPG1.PMR</p> <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 0: Normal operation <ul style="list-style-type: none"> (Output values updated on compare match A in the selected MTUUn) 1: Non-overlapping operation <ul style="list-style-type: none"> (Output values updated on compare match A or B in the selected MTUUn) Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 0: Normal operation <ul style="list-style-type: none"> (Output values updated on compare match A in the selected TPUUn) 1: Non-overlapping operation <ul style="list-style-type: none"> (Output values updated on compare match A or B in the selected TPUUn) |

Table 2.21 Differences in Functions and Specifications (21)

| Item | | RX610 Group | RX630 Group | | |
|--|----------------------------------|--------------------------|---|----------------------|--|
| Realtime clock | Registers/ bits | — | • 64 Hz Counter (R64CNT) | | |
| | | | • Second counter (RSECCNT) | | |
| | | | • Minute counter (RMINCNT) | | |
| | | | • Hour counter (RHRCNT) | | |
| | | | • Day-of-week counter (RWKCNT) | | |
| | | | • Date counter (RDAYCNT) | | |
| | | | • Month counter (RMONCNT) | | |
| | | | • Year counter (RYRCNT) | | |
| | | | • Second alarm register (RSECAR) | | |
| | | | • Minute alarm register (RMINAR) | | |
| | | | • Hour alarm register (RHRAR) | | |
| | | | • Day-of-week alarm register (RWKAR) | | |
| | | | • Date alarm register (RDAYAR) | | |
| | | | • Month alarm register (RMONAR) | | |
| | | | • Year alarm register (RYRAR) | | |
| | | | • Year alarm enable register (RYRAREN) | | |
| | | | • RTC control register 1 (RCR1) | | |
| | | | • RTC control register 2 (RCR2) | | |
| | | | • RTC control register 3 (RCR3) | | |
| | | | • RTC control register 4 (RCR4) | | |
| • Frequency register H/L (RFRH/L) | | | | | |
| • Time error adjustment register (RADJ) | | | | | |
| • Time capture control register y (RTCCRy) | | | | | |
| • Second capture register y (RSECCPy) | | | | | |
| • Minute capture register y (RMINCPy) | | | | | |
| • Hour capture register y (RHRCPy) | | | | | |
| • Date capture register y (RDAYCPy) | | | | | |
| • Month capture register y (RMONCPy) | | | | | |
| Watchdog timer | Functions | • Specification overview | • Specification overview | | |
| | | Number of bits | 8 | Number of bits | 14 |
| | | Operating modes | Watchdog timer mode Interval timer mode | Operating modes | Watchdog timer mode — |
| | | Operation start mode | — Register start mode | Operation start mode | Auto-start mode Register start mode |
| | | — | — | Window function | Support for setting window start and end positions |
| | | Output signals | WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt | Output signals | — Reset signal (internal) Interrupt request signal |
| | | Registers/ bits | • Timer counter (TCNT) | — | • WDT refresh register (WDTRR) |
| | | | • Timer control/status register (TCSR) | | • WDT control register (WDTCR) |
| | | | • Reset control/status register (RSTCSR) | | • WDT status register (WDTSR) |
| | | | • Write window A register (WINA) | | • WDT reset control register (WDTRCR) |
| • Write window B register (WINB) | • IWDT refresh register (IWDTRR) | | | | |
| — | • IWDT control register (IWDTCR) | | | | |
| Independent watchdog timer | Registers/ bits | — | • IWDT status register (IWDTSR) | | |
| | | | • IWDT reset control register (IWDTRCR) | | |
| | | | • IWDT count stop control register (IWDTCSTPR) | | |
| | | | — | | |
| | | | — | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.22 Differences in Functions and Specifications (22)

| Item | | RX610 Group | RX630 Group |
|---|-----------------|-------------|--|
| USB 2.0 function module | Registers/ bits | | • System configuration control register (SYSCFG) |
| | | | • System configuration status register 0 (SYSSTS0) |
| | | | • Device state control register 0 (DVSTCTR0) |
| | | | • CFIFO port register (CFIFO) |
| | | | • D0FIFO port register (D0FIFO) |
| | | | • D1FIFO port register (D1FIFO) |
| | | | • CFIFO port select register (CFIFOSEL) |
| | | | • D0FIFO port select register (D0FIFOSEL) |
| | | | • D1FIFO port select register (D1FIFOSEL) |
| | | | • CFIFO port control register (CFIFOCTR) |
| | | | • D0FIFO port control register (D0FIFOCTR) |
| | | | • D1FIFO port control register (D1FIFOCTR) |
| | | | • Interrupt enable register 0 (INTENB0) |
| | | | • BRDY interrupt enable register (BRDYENB) |
| | | | • NRDY interrupt enable register (NRDYENB) |
| | | | • BEMP interrupt enable register (BEMPENB) |
| | | | • SOF output configuration register (SOFCFG) |
| | | | • Interrupt status register 0 (INTSTS0) |
| | | | • BRDY interrupt status register (BRDYSTS) |
| | | | • NRDY interrupt status register (NRDYSTS) |
| | | | • BEMP interrupt status register (BEMPSTS) |
| | | | • Frame number register (FRMNUM) |
| • Device state changing register (DVCHGR) | | | |
| • USB address register (USBADDR) | | | |
| • USB request type register (USBREQ) | | | |
| • USB request value register (USBVAL) | | | |
| • USB request index register (USBINDX) | | | |
| • USB request length register (USBLENG) | | | |
| • DCP maximum packet size register (DCPMAXP) | | | |
| • DCP control register (DCPCTR) | | | |
| • Pipe window select register (PIPESEL) | | | |
| • Pipe configuration register (PIPECFG) | | | |
| • Pipe maximum packet size register (PIPEMAXP) | | | |
| • Pipe cycle control register (PIPEPERI) | | | |
| • PIPEn control register (PIPEnCTR) | | | |
| • PIPEn transaction counter enable register (PIPEnTRE) | | | |
| • PIPEn transaction counter register (PIPEnTRN) | | | |
| • Deep standby USB transceiver control/pin monitor register (DPUSR0R) | | | |
| • Deep standby USB suspend/resume interrupt register (DPUSR1R) | | | |

Table 2.23 Differences in Functions and Specifications (23)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------------------|---|--|--------------|-------------------|-------------------|---|----------------------|----|---|----------------|----|------|----------------------------|--|----------------------------|-----------------|----|-------------------|-------------------|----------------------|-----|-----------------------------|----|----------------|-------------------------|-----------------|----------|-------------------|----|-------------------|----------------------------|--------------|------|-----------------------------------|----|----------------------|----------------|-----------------------------|----|--------------------|----|-----------------|---------------------|--------------|-----|------------------------------|----|---|-----------------------------------|----|---|----------------|----|---|----------------|----|------|-------------------|----|-----|-------------------|----|-----|--------------------|----|------|--------------------|----|------|------------------------|----|------|--------------------------|----|------|--------------------------------------|----|------|--------------------------------------|----|------|--|----|------|------------------------|----|------|---|----|------|---|----|---|----------------|---|----|----------|-------------------|----|---|----------------|----|----|--------------------------|----|------|---------------------|----|----|-----------------|----|----|-------------------|----|-----|----------------------|----|----|-------------------------|----|----------|-------------------|----|---|----------------|----|------|-----------------------------------|----|------|--------------------------------------|----|----|--------------------|----|----|---------------------|----|-----|------------------------------|----|-----|-------------------------------|----|------|----------------------------------|----|-----|---------------------|----|------|-------------------|----|-----|-------------------|----|-----|--------------------|----|------|--------------------|----|---|----------------|----|---|----------------|----|------|--------------------------------------|----|------|----------------------------|----|------|----------------------|----|------|------------------------|----|------|---|----|------|---|----|------|--|
| Serial communications interface | Functions <ul style="list-style-type: none"> • SCI <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table> | Serial communication modes | Asynchronous | | Clock synchronous | | Smart card interface | | — | | — | | TMR clock input | <ul style="list-style-type: none"> • SCiC <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>Simple I²C bus</td></tr> <tr><td></td><td>Simple SPI bus</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table> Hardware flow control <table border="1"> <tr><td></td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> </table> • SCiD <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>Simple I²C bus</td></tr> <tr><td></td><td>Simple SPI bus</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table> Hardware flow control <table border="1"> <tr><td></td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> </table> Extended serial mode <table border="1"> <tr><td></td><td>Start frame transmission/reception mode</td></tr> </table> | Serial communication modes | Asynchronous | | Clock synchronous | | Smart card interface | | Simple I ² C bus | | Simple SPI bus | | TMR clock input | | Asynchronous | | Clock synchronous | Serial communication modes | Asynchronous | | Clock synchronous | | Smart card interface | | Simple I ² C bus | | Simple SPI bus | | TMR clock input | | Asynchronous | | Clock synchronous | | Start frame transmission/reception mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Serial communication modes | Asynchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Clock synchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Smart card interface | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR clock input | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Serial communication modes | Asynchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Clock synchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Smart card interface | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Simple I ² C bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Simple SPI bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR clock input | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Asynchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Clock synchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Serial communication modes | Asynchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Clock synchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Smart card interface | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Simple I ² C bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Simple SPI bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR clock input | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Asynchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Clock synchronous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Start frame transmission/reception mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/bits | <ul style="list-style-type: none"> • Serial mode register (SMR) <table border="1"> <tr><td>b0</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>STOP</td><td>Stop bit length select bit</td></tr> <tr><td>b4</td><td>PM</td><td>Parity mode bit</td></tr> <tr><td>b5</td><td>PE</td><td>Parity enable bit</td></tr> <tr><td>b6</td><td>CHR</td><td>Character length bit</td></tr> <tr><td>b7</td><td>CM</td><td>Communications mode bit</td></tr> </table> • Serial control register (SCR) <table border="1"> <tr><td>b0</td><td>CKE[1:0]</td><td>Clock enable bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEIE</td><td>Transmit end interrupt enable bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>RE</td><td>Receive enable bit</td></tr> <tr><td>b5</td><td>TE</td><td>Transmit enable bit</td></tr> <tr><td>b6</td><td>RIE</td><td>Receive interrupt enable bit</td></tr> <tr><td>b7</td><td>TIE</td><td>Transmit end interrupt enable bit</td></tr> </table> • Serial status register (SSR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>RDRF</td><td>Receive data full flag</td></tr> <tr><td>b7</td><td>TDRE</td><td>Transmit data empty flag</td></tr> </table> • Smart card mode register (SCMR) <table border="1"> <tr><td>b0</td><td>SMIF</td><td>Smart card interface mode select bit</td></tr> <tr><td>b2</td><td>SINV</td><td>Transmitted/received data invert bit</td></tr> <tr><td>b3</td><td>SDIR</td><td>Transmitted/received data transfer direction bit</td></tr> <tr><td>b7</td><td>BCP2</td><td>Base clock pulse bit 2</td></tr> </table> • Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACS0</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table> | b0 | CKS[1:0] | Clock select bits | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | STOP | Stop bit length select bit | b4 | PM | Parity mode bit | b5 | PE | Parity enable bit | b6 | CHR | Character length bit | b7 | CM | Communications mode bit | b0 | CKE[1:0] | Clock enable bits | b1 | — | (Reserved bit) | b2 | TEIE | Transmit end interrupt enable bit | b3 | — | (Reserved bit) | b4 | RE | Receive enable bit | b5 | TE | Transmit enable bit | b6 | RIE | Receive interrupt enable bit | b7 | TIE | Transmit end interrupt enable bit | b0 | — | (Reserved bit) | b1 | — | (Reserved bit) | b2 | TEND | Transmit end flag | b3 | PER | Parity error flag | b4 | FER | Framing error flag | b5 | ORER | Overrun error flag | b6 | RDRF | Receive data full flag | b7 | TDRE | Transmit data empty flag | b0 | SMIF | Smart card interface mode select bit | b2 | SINV | Transmitted/received data invert bit | b3 | SDIR | Transmitted/received data transfer direction bit | b7 | BCP2 | Base clock pulse bit 2 | b0 | ACS0 | Asynchronous mode clock source select bit | b4 | ABCS | Asynchronous mode base clock select bit | b5 | — | (Reserved bit) | <ul style="list-style-type: none"> • Serial mode register (SMR) <table border="1"> <tr><td>b0</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>MP</td><td>Multi-processor mode bit</td></tr> <tr><td>b3</td><td>STOP</td><td>Stop bit length bit</td></tr> <tr><td>b4</td><td>PM</td><td>Parity mode bit</td></tr> <tr><td>b5</td><td>PE</td><td>Parity enable bit</td></tr> <tr><td>b6</td><td>CHR</td><td>Character length bit</td></tr> <tr><td>b7</td><td>CM</td><td>Communications mode bit</td></tr> </table> • Serial control register (SCR) <table border="1"> <tr><td>b0</td><td>CKE[1:0]</td><td>Clock enable bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEIE</td><td>Transmit end interrupt enable bit</td></tr> <tr><td>b3</td><td>MPIE</td><td>Multi-processor interrupt enable bit</td></tr> <tr><td>b4</td><td>RE</td><td>Receive enable bit</td></tr> <tr><td>b5</td><td>TE</td><td>Transmit enable bit</td></tr> <tr><td>b6</td><td>RIE</td><td>Receive interrupt enable bit</td></tr> <tr><td>b7</td><td>TIE</td><td>Transmit interrupt enable bit</td></tr> </table> • Serial status register (SSR) <table border="1"> <tr><td>b0</td><td>MPBT</td><td>Multi-processor bit transfer bit</td></tr> <tr><td>b1</td><td>MPB</td><td>Multi-processor bit</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> • Smart card mode register (SCMR) <table border="1"> <tr><td>b0</td><td>SMIF</td><td>Smart card interface mode select bit</td></tr> <tr><td>b2</td><td>SINV</td><td>Smart card data invert bit</td></tr> <tr><td>b3</td><td>SDIR</td><td>Bit order select bit</td></tr> <tr><td>b7</td><td>BCP2</td><td>Base clock pulse bit 2</td></tr> </table> • Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACS0</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>NFEN</td><td>Digital noise filter function enable bit</td></tr> </table> | b0 | CKS[1:0] | Clock select bits | b1 | — | (Reserved bit) | b2 | MP | Multi-processor mode bit | b3 | STOP | Stop bit length bit | b4 | PM | Parity mode bit | b5 | PE | Parity enable bit | b6 | CHR | Character length bit | b7 | CM | Communications mode bit | b0 | CKE[1:0] | Clock enable bits | b1 | — | (Reserved bit) | b2 | TEIE | Transmit end interrupt enable bit | b3 | MPIE | Multi-processor interrupt enable bit | b4 | RE | Receive enable bit | b5 | TE | Transmit enable bit | b6 | RIE | Receive interrupt enable bit | b7 | TIE | Transmit interrupt enable bit | b0 | MPBT | Multi-processor bit transfer bit | b1 | MPB | Multi-processor bit | b2 | TEND | Transmit end flag | b3 | PER | Parity error flag | b4 | FER | Framing error flag | b5 | ORER | Overrun error flag | b6 | — | (Reserved bit) | b7 | — | (Reserved bit) | b0 | SMIF | Smart card interface mode select bit | b2 | SINV | Smart card data invert bit | b3 | SDIR | Bit order select bit | b7 | BCP2 | Base clock pulse bit 2 | b0 | ACS0 | Asynchronous mode clock source select bit | b4 | ABCS | Asynchronous mode base clock select bit | b5 | NFEN | Digital noise filter function enable bit |
| b0 | CKS[1:0] | Clock select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | STOP | Stop bit length select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | PM | Parity mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | PE | Parity enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | CHR | Character length bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | CM | Communications mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CKE[1:0] | Clock enable bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | TEIE | Transmit end interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | RE | Receive enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | TE | Transmit enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | RIE | Receive interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | TIE | Transmit end interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | TEND | Transmit end flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | PER | Parity error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | FER | Framing error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | ORER | Overrun error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | RDRF | Receive data full flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | TDRE | Transmit data empty flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | SMIF | Smart card interface mode select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | SINV | Transmitted/received data invert bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | SDIR | Transmitted/received data transfer direction bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | BCP2 | Base clock pulse bit 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | ACS0 | Asynchronous mode clock source select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | ABCS | Asynchronous mode base clock select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CKS[1:0] | Clock select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | MP | Multi-processor mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | STOP | Stop bit length bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | PM | Parity mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | PE | Parity enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | CHR | Character length bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | CM | Communications mode bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CKE[1:0] | Clock enable bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | TEIE | Transmit end interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | MPIE | Multi-processor interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | RE | Receive enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | TE | Transmit enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | RIE | Receive interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | TIE | Transmit interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | MPBT | Multi-processor bit transfer bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | MPB | Multi-processor bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | TEND | Transmit end flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | PER | Parity error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | FER | Framing error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | ORER | Overrun error flag | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | SMIF | Smart card interface mode select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | SINV | Smart card data invert bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | SDIR | Bit order select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | BCP2 | Base clock pulse bit 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | ACS0 | Asynchronous mode clock source select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | ABCS | Asynchronous mode base clock select bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | NFEN | Digital noise filter function enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.24 Differences in Functions and Specifications (24)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------------------|--|--|--|---------------------------------------|--|--|--|---|----|-------|--|-------------|-------|--------------------------|----|-------|-------------------------|-------------------------------------|-------|------------------------------------|----|------|----------|----|------|--|--|----|---------|-----------------------------------|----|--|--|----|-------|-------------------------|----|-------|--------------------------|----|-------|-------------------------|----|-------|------------------------------------|----|------|----------|----|------|--|
| Serial communications interface | Registers/bits | | <ul style="list-style-type: none"> Noise filter setting register (SNFR) I²C mode register 1 (SIMR1) I²C mode register 2 (SIMR2) I²C mode register 3 (SIMR3) I²C status mode register (SISR) SPI mode register (SPMR) Extended serial module enable register (ESMER) Control register 0 (CR0) Control register 1 (CR1) Control register 2 (CR2) Control register 3 (CR3) Port control register (PCR) Interrupt control register (ICR) Status register (STR) Status clear register (STCR) Control field 0 data register (CF0DR) Control field 0 compare enable register (CF0CR) Control field 0 receive data register (CF0RR) Primary control field 1 data register (PCF1DR) Secondary control field 1 data register (SCF1DR) Control field 1 compare enable register (CF1CR) Control field 1 receive data register (CF1RR) Timer control register (TCR) Timer mode register (TMR) Timer prescaler register (TPRE) Timer count register (TCNT) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Functions | <ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td rowspan="5" style="width: 20%;">Usage notes</td> <td style="width: 20%;">Setting input buffer control register</td> </tr> <tr> <td>Timings for writing and outputting of transmit acknowledge bit</td> </tr> <tr> <td>Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode</td> </tr> <tr> <td>Notes when communication is restarted with the NACK reception in master mode</td> </tr> <tr> <td>Notes on the RDRF flag set timing selection bit (RDRFS)</td> </tr> <tr> <td colspan="2" style="text-align: center;">—</td> </tr> </table> | Usage notes | Setting input buffer control register | Timings for writing and outputting of transmit acknowledge bit | Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode | Notes when communication is restarted with the NACK reception in master mode | Notes on the RDRF flag set timing selection bit (RDRFS) | — | | <ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td rowspan="5" style="width: 20%;">Usage notes</td> <td style="width: 20%;">—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td colspan="2" style="text-align: center;">Points to note on starting transfer</td> </tr> </table> | Usage notes | — | — | — | — | — | Points to note on starting transfer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Usage notes | Setting input buffer control register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Timings for writing and outputting of transmit acknowledge bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Notes when communication is restarted with the NACK reception in master mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Notes on the RDRF flag set timing selection bit (RDRFS) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Usage notes | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Points to note on starting transfer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| I ² C bus interface | Registers/bits | <ul style="list-style-type: none"> I²C bus mode register 3 (ICMR3) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">NF[1:0]</td> <td>Noise filter stage selection bits</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td>ACKBR</td> <td>Receive acknowledge bit</td> </tr> <tr> <td>b3</td> <td>ACKBT</td> <td>Transmit acknowledge bit</td> </tr> <tr> <td>b4</td> <td>ACKWP</td> <td>ACKBT write protect bit</td> </tr> <tr> <td>b5</td> <td>RDRFS</td> <td>RDRF flag set timing selection bit</td> </tr> <tr> <td>b6</td> <td>WAIT</td> <td>Wait bit</td> </tr> <tr> <td>b7</td> <td>SMBS</td> <td>SMBus/I²C bus selection bit</td> </tr> </table> <ul style="list-style-type: none"> NF[1:0] <ul style="list-style-type: none"> 00b: Noise up to 1-PCLK is filtered out. 01b: Noise up to 2-PCLK is filtered out. 10b: Noise up to 3-PCLK is filtered out. 11b: Noise up to 4-PCLK is filtered out. | b0 | NF[1:0] | Noise filter stage selection bits | b1 | | | b2 | ACKBR | Receive acknowledge bit | b3 | ACKBT | Transmit acknowledge bit | b4 | ACKWP | ACKBT write protect bit | b5 | RDRFS | RDRF flag set timing selection bit | b6 | WAIT | Wait bit | b7 | SMBS | SMBus/I ² C bus selection bit | <ul style="list-style-type: none"> I²C bus mode register 3 (ICMR3) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">NF[1:0]</td> <td>Noise filter stage selection bits</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td>ACKBR</td> <td>Receive acknowledge bit</td> </tr> <tr> <td>b3</td> <td>ACKBT</td> <td>Transmit acknowledge bit</td> </tr> <tr> <td>b4</td> <td>ACKWP</td> <td>ACKBT write protect bit</td> </tr> <tr> <td>b5</td> <td>RDRFS</td> <td>RDRF flag set timing selection bit</td> </tr> <tr> <td>b6</td> <td>WAIT</td> <td>Wait bit</td> </tr> <tr> <td>b7</td> <td>SMBS</td> <td>SMBus/I²C bus selection bit</td> </tr> </table> <ul style="list-style-type: none"> NF[1:0] <ul style="list-style-type: none"> 00b: Noise up to 1-IICϕ is filtered out. 01b: Noise up to 2-IICϕ is filtered out. 10b: Noise up to 3-IICϕ is filtered out. 11b: Noise up to 4-IICϕ is filtered out. | b0 | NF[1:0] | Noise filter stage selection bits | b1 | | | b2 | ACKBR | Receive acknowledge bit | b3 | ACKBT | Transmit acknowledge bit | b4 | ACKWP | ACKBT write protect bit | b5 | RDRFS | RDRF flag set timing selection bit | b6 | WAIT | Wait bit | b7 | SMBS | SMBus/I ² C bus selection bit |
| | b0 | NF[1:0] | Noise filter stage selection bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | ACKBR | Receive acknowledge bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | ACKBT | Transmit acknowledge bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | ACKWP | ACKBT write protect bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | RDRFS | RDRF flag set timing selection bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | WAIT | Wait bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | SMBS | SMBus/I ² C bus selection bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | NF[1:0] | Noise filter stage selection bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | ACKBR | Receive acknowledge bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | ACKBT | Transmit acknowledge bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b4 | ACKWP | ACKBT write protect bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | RDRFS | RDRF flag set timing selection bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | WAIT | Wait bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | SMBS | SMBus/I ² C bus selection bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Functions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.25 Differences in Functions and Specifications (25)

| Item | | RX610 Group | RX630 Group |
|--|--------------------|-------------|--|
| CAN module | Registers/ bits | | • Control register (CTRLR) |
| | | | • Bit configuration register (BCR) |
| | | | • Mask register k (MKRk) |
| | | | • FIFO received ID compare registers 0 and 1 (FIDCR0 and FIDCR1) |
| | | | • Mask invalid register (MKIVLR) |
| | | | • Mailbox register j (MBj) |
| | | | • Mailbox interrupt enable register (MIER) |
| | | | • Message control register j (MCTLj) |
| | | | • Receive FIFO control register (RFCR) |
| | | | • Receive FIFO pointer control register (RFPCR) |
| | | | • Transmit FIFO control register (TFCR) |
| | | | • Transmit FIFO pointer control register (TFPCR) |
| | | | • Status register (STR) |
| | | | • Mailbox search mode register (MSMR) |
| | | | • Mailbox search status register (MSSR) |
| | | | • Channel search support register (CSSR) |
| | | | • Acceptance filter support register (AFSR) |
| | | | • Error interrupt enable register (EIER) |
| | | | • Error interrupt factor judge register (EIFR) |
| | | | • Receive error count register (RECR) |
| • Transmit error count register (TECR) | | | |
| • Error code store register (ECSR) | | | |
| • Time stamp register (TSR) | | | |
| • Test control register (TCR) | | | |
| Serial peripheral interface | Registers/ bits | | • RSPI control register (SPCR) |
| | | | • RSPI slave select polarity register (SSLP) |
| | | | • RSPI pin control register (SPPCR) |
| | | | • RSPI status register (SPSR) |
| | | | • RSPI data register (SPDR) |
| | | | • RSPI sequence control register (SPSCR) |
| | | | • RSPI sequence status register (SPSSR) |
| | | | • RSPI bit rate register (SPBR) |
| | | | • RSPI data control register (SPDCR) |
| | | | • RSPI clock delay register (SPCKD) |
| | | | • RSPI slave select negation delay register (SSLND) |
| | | | • RSPI next-access delay register (SPND) |
| | | | • RSPI control register 2 (SPCR2) |
| | | | • RSPI command registers 0 to 7 (SPCMD0 to SPCMD7) |

RX610 Group, RX630 Group Differences between RX610 Group and RX630 Group

Table 2.26 Differences in Functions and Specifications (26)

| Item | | RX610 Group | RX630 Group |
|--|--------------------|-------------|---|
| IEBus™ controller | Registers/ bits | | • IEBus control register (IECTR) |
| | | | • IEBus command register (IECMR) |
| | | | • IEBus master control register (IEMCR) |
| | | | • IEBus master unit address register 1 (IEAR1) |
| | | | • IEBus master unit address register 2 (IEAR2) |
| | | | • IEBus slave address setting register 1 (IESA1) |
| | | | • IEBus slave address setting register 2 (IESA2) |
| | | | • IEBus transmit message length register (IETBFL) |
| | | | • IEBus reception master address register 1 (IEMA1) |
| | | | • IEBus reception master address register 2 (IEMA2) |
| | | | • IEBus receive control field register (IERCTL) |
| | | | • IEBus receive message length register (IERBFL) |
| | | | • IEBus lock address register 1 (IELA1) |
| | | | • IEBus lock address register 2 (IELA2) |
| | | | • IEBus general flag register (IEFLG) |
| | | | • IEBus transmit status register (IETSR) |
| | | | • IEBus transmit interrupt enable register (IEIET) |
| | | | • IEBus receive status register (IERSR) |
| | | | • IEBus receive interrupt enable register (IEIER) |
| | | | 12-bit A/D converter |
| • A/D channel select register 0 (ADANS0) | | | |
| • A/D channel select register 1 (ADANS1) | | | |
| • A/D-converted value addition mode select register 0 (ADADS0) | | | |
| • A/D-converted value addition mode select register 1 (ADADS1) | | | |
| • A/D-converted value addition count select register (ADADC) | | | |
| • A/D control extended register (ADCER) | | | |
| • A/D start trigger select register (ADSTRGR) | | | |
| • A/D-converted extended input control register (ADEXICR) | | | |
| • A/D temperature sensor data register (ADTSR) | | | |
| • A/D internal reference voltage data register (ADOCDR) | | | |
| • A/D data register y (ADDRy) | | | |
| • A/D sampling state register 01 (ADSSTR01) | | | |
| • A/D sampling state register 23 (ADSSTR23) | | | |

Table 2.27 Differences in Functions and Specifications (27)

| Item | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|---------------------------|---------------------------|----------------|------------------|---------------------|----|-----|--------------------------------|--------------------------------|--------------------------------|--------------------------------|-----------|--------------------------|--------------------------------------|--|--|----------------|--|----------------|------------------|-----|-----|-----|-------------------------------|----|------|---------------|-----------|--------------------------|--------------------------------------|---|
| 10-bit A/D converter | <p>Functions</p> <ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Input channels</td> <td>(1 unit × 4 channels) × 4</td> </tr> <tr> <td rowspan="6">Start triggers</td> <td>Software trigger</td> </tr> <tr> <td>TPU</td> </tr> <tr> <td>—</td> </tr> <tr> <td>TMR</td> </tr> <tr> <td>External trigger (ADTRG0# pin)</td> </tr> <tr> <td>External trigger (ADTRG1# pin)</td> </tr> <tr> <td>External trigger (ADTRG2# pin)</td> </tr> <tr> <td>External trigger (ADTRG3# pin)</td> </tr> <tr> <td rowspan="3">Functions</td> <td>Sample-and-hold function</td> </tr> <tr> <td>Adjustable number of sampling states</td> </tr> <tr> <td>—</td> </tr> </table> | Input channels | (1 unit × 4 channels) × 4 | Start triggers | Software trigger | TPU | — | TMR | External trigger (ADTRG0# pin) | External trigger (ADTRG1# pin) | External trigger (ADTRG2# pin) | External trigger (ADTRG3# pin) | Functions | Sample-and-hold function | Adjustable number of sampling states | — | <ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Input channels</td> <td>1 unit × 8 channels + 1 extended channel</td> </tr> <tr> <td rowspan="6">Start triggers</td> <td>Software trigger</td> </tr> <tr> <td>TPU</td> </tr> <tr> <td>MTU</td> </tr> <tr> <td>TMR</td> </tr> <tr> <td>External trigger (ADTRG# pin)</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td rowspan="3">Functions</td> <td>Sample-and-hold function</td> </tr> <tr> <td>Adjustable number of sampling states</td> </tr> <tr> <td>10-bit A/D converter self-diagnostic function</td> </tr> </table> | Input channels | 1 unit × 8 channels + 1 extended channel | Start triggers | Software trigger | TPU | MTU | TMR | External trigger (ADTRG# pin) | — | — | — | Functions | Sample-and-hold function | Adjustable number of sampling states | 10-bit A/D converter self-diagnostic function |
| | Input channels | (1 unit × 4 channels) × 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Start triggers | Software trigger | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TPU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | External trigger (ADTRG0# pin) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | External trigger (ADTRG1# pin) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| External trigger (ADTRG2# pin) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| External trigger (ADTRG3# pin) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Functions | Sample-and-hold function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Adjustable number of sampling states | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Input channels | 1 unit × 8 channels + 1 extended channel | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Start triggers | Software trigger | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TPU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | MTU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TMR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | External trigger (ADTRG# pin) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Functions | Sample-and-hold function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Adjustable number of sampling states | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 10-bit A/D converter self-diagnostic function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <p>Registers/ bits</p> <ul style="list-style-type: none"> • A/D data register A to D (ADDRA to ADDRD) <table border="1"> <tr> <td colspan="3">—</td> </tr> </table> • A/D control / status register (ADCSR) <table border="1"> <tr> <td>b0</td> <td>CH[3:0]</td> <td>Channel select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b5</td> <td>ADST</td> <td>A/D start bit</td> </tr> <tr> <td>b6</td> <td>ADIE</td> <td>A/D interrupt enable bit</td> </tr> </table> <ul style="list-style-type: none"> • AD0.ADCSR.CH[3:0] 0000b: AN0 (single mode) / AN0 (scan mode) 0001b: AN1 (single mode) / AN0 and AN1 (scan mode) 0010b: AN2 (single mode) / AN0 to AN2 (scan mode) 0011b: AN3 (single mode) / AN0 to AN3 (scan mode) • AD1.ADCSR.CH[3:0] 0000b: AN4 (single mode) / AN4 (scan mode) 0001b: AN5 (single mode) / AN4 and AN5 (scan mode) 0010b: AN6 (single mode) / AN4 to AN6 (scan mode) 0011b: AN7 (single mode) / AN4 to AN7 (scan mode) • AD2.ADCSR.CH[3:0] 0000b: AN8 (single mode) / AN8 (scan mode) 0001b: AN9 (single mode) / AN8 and AN9 (scan mode) 0010b: AN10 (single mode) / AN8 to AN10 (scan mode) 0011b: AN11 (single mode) / AN8 to AN11 (scan mode) • AD3.ADCSR.CH[3:0] 0000b: AN12 (single mode) / AN12 (scan mode) 0001b: AN13 (single mode) / AN12 and AN13 (scan mode) 0010b: AN14 (single mode) / AN12 to AN14 (scan mode) 0011b: AN15 (single mode) / AN12 to AN15 (scan mode) | — | | | b0 | CH[3:0] | Channel select bits | b3 | | | b5 | ADST | A/D start bit | b6 | ADIE | A/D interrupt enable bit | <ul style="list-style-type: none"> • A/D data register E to H (ADDRE to ADDRH) • A/D control / status register (ADCSR) <table border="1"> <tr> <td>b0</td> <td>CH[2:0]</td> <td>Channel select bits</td> </tr> <tr> <td>b2</td> <td></td> <td></td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>ADST</td> <td>A/D start bit</td> </tr> <tr> <td>b6</td> <td>ADIE</td> <td>A/D interrupt enable bit</td> </tr> </table> <ul style="list-style-type: none"> • ADCSR.CH[2:0] 000b: AN0 (single mode) / AN0 (scan mode) 001b: AN1 (single mode) / AN0 and AN1 (scan mode) 010b: AN2 (single mode) / AN0 to AN2 (scan mode) 011b: AN3 (single mode) / AN0 to AN3 (scan mode) 100b: AN4 (single mode) / AN0 to AN4 (scan mode) 101b: AN5 (single mode) / AN0 to AN5 (scan mode) 110b: AN6 (single mode) / AN0 to AN6 (scan mode) 111b: AN7 (single mode) / AN0 to AN7 (scan mode) | b0 | CH[2:0] | Channel select bits | b2 | | | b3 | — | (Reserved bit) | b5 | ADST | A/D start bit | b6 | ADIE | A/D interrupt enable bit | |
| — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CH[3:0] | Channel select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | ADST | A/D start bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | ADIE | A/D interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | CH[2:0] | Channel select bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b5 | ADST | A/D start bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b6 | ADIE | A/D interrupt enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.28 Differences in Functions and Specifications (28)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | |
|--|---|---|--|---|--|---|---|-------------------|-------------------------|---|---------------------|---|-----------------------------------|-----------|----------------------------|------------------------------------|----------|-------------------|-------------------------|-----------|---------------------|
| 10-bit A/D converter | Registers/ bits | <ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr> <td>b0 b1</td> <td>MODE[1:0]</td> <td>Operation mode select bits</td> </tr> <tr> <td>b2 b3</td> <td>CKS[1:0]</td> <td>Clock select bits</td> </tr> <tr> <td>b5 b7</td> <td>TRGS[2:0]</td> <td>Trigger select bits</td> </tr> </table> <ul style="list-style-type: none"> AD0.ADCR.TRGS[2:0] 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR0 011b: A/D conversion start trigger pin (ADTRG0# pin) 100b: Compare-match/input-capture A signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: (Setting prohibited) AD1.ADCR.TRGS[2:0] 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR0 011b: A/D conversion start trigger pin (ADTRG1# pin) 100b: Compare-match/input-capture B signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: A/D conversion start trigger pin (ADTRG0# pin) AD2.ADCR.TRGS[2:0] 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR2 011b: A/D conversion start trigger pin (ADTRG2# pin) 100b: Compare-match/input-capture C signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: (Setting prohibited) AD3.ADCR.TRGS[2:0] 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR2 011b: A/D conversion start trigger pin (ADTRG3# pin) 100b: Compare-match/input-capture D signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: A/D conversion start trigger pin (ADTRG2# pin) | b0 b1 | MODE[1:0] | Operation mode select bits | b2 b3 | CKS[1:0] | Clock select bits | b5 b7 | TRGS[2:0] | Trigger select bits | <ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr> <td>b0 b1</td> <td>MODE[1:0]</td> <td>Operation mode select bits</td> </tr> <tr> <td>b2 b3</td> <td>CKS[1:0]</td> <td>Clock select bits</td> </tr> <tr> <td>b5 b7</td> <td>TRGS[2:0]</td> <td>Trigger select bits</td> </tr> </table> <ul style="list-style-type: none"> ADCR.TRGS[2:0] 000b: Software trigger 001b: Compare-match/input-capture A signals from MTU0 to MTU4 010b: Compare-match signal from TMR0 011b: A/D conversion start trigger pin (ADTRG# pin) 100b: Compare-match/input-capture A signal from MTU0 101b: Compare-match/input-capture A signals from TPU0 to TPU4 110b: Compare-match signal from MTU4 111b: Compare-match/input-capture A signal from TPUA0 | b0 b1 | MODE[1:0] | Operation mode select bits | b2 b3 | CKS[1:0] | Clock select bits | b5 b7 | TRGS[2:0] | Trigger select bits |
| | | b0 b1 | MODE[1:0] | Operation mode select bits | | | | | | | | | | | | | | | | | |
| | | b2 b3 | CKS[1:0] | Clock select bits | | | | | | | | | | | | | | | | | |
| | | b5 b7 | TRGS[2:0] | Trigger select bits | | | | | | | | | | | | | | | | | |
| b0 b1 | MODE[1:0] | Operation mode select bits | | | | | | | | | | | | | | | | | | | |
| b2 b3 | CKS[1:0] | Clock select bits | | | | | | | | | | | | | | | | | | | |
| b5 b7 | TRGS[2:0] | Trigger select bits | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> ADDRy format select register (ADDPR) <table border="1"> <tr> <td>b4 b5</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b6</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>DPSEL</td> <td>ADDRy format select bit</td> </tr> </table> | b4 b5 | — | (Reserved bits) | b6 | — | (Reserved bit) | b7 | DPSEL | ADDRy format select bit | <ul style="list-style-type: none"> A/D control register 2 (ADCR2) <table border="1"> <tr> <td>b4 b5</td> <td>EXSEL[1:0]</td> <td>Extended analog input select bits</td> </tr> <tr> <td>b6</td> <td>EXOEN</td> <td>Extended analog output control bit</td> </tr> <tr> <td>b7</td> <td>DPSEL</td> <td>ADDRy format select bit</td> </tr> </table> | b4 b5 | EXSEL[1:0] | Extended analog input select bits | b6 | EXOEN | Extended analog output control bit | b7 | DPSEL | ADDRy format select bit | | |
| b4 b5 | — | (Reserved bits) | | | | | | | | | | | | | | | | | | | |
| b6 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | |
| b7 | DPSEL | ADDRy format select bit | | | | | | | | | | | | | | | | | | | |
| b4 b5 | EXSEL[1:0] | Extended analog input select bits | | | | | | | | | | | | | | | | | | | |
| b6 | EXOEN | Extended analog output control bit | | | | | | | | | | | | | | | | | | | |
| b7 | DPSEL | ADDRy format select bit | | | | | | | | | | | | | | | | | | | |
| | | — | <ul style="list-style-type: none"> A/D self-diagnostic register (ADDIAGR) <table border="1"> <tr> <td>Countermeasure against interference from analog modules</td> <td>Countermeasure against interference between D/A and A/D converters*</td> </tr> </table> <p>Note: This function is not implemented in products with on-chip ROM capacity of 1.5 MB or more or with 176 pins or more.</p> | Countermeasure against interference from analog modules | Countermeasure against interference between D/A and A/D converters* | | | | | | | | | | | | | | | | |
| Countermeasure against interference from analog modules | Countermeasure against interference between D/A and A/D converters* | | | | | | | | | | | | | | | | | | | | |
| | | — | <ul style="list-style-type: none"> D/A A/D synchronous start control register (DAADSCR) | | | | | | | | | | | | | | | | | | |
| D/A converter | Functions | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>—</td> <td>—</td> </tr> </table> | — | — | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Countermeasure against interference from analog modules</td> <td>Countermeasure against interference between D/A and A/D converters*</td> </tr> </table> <p>Note: This function is not implemented in products with on-chip ROM capacity of 1.5 MB or more or with 176 pins or more.</p> | Countermeasure against interference from analog modules | Countermeasure against interference between D/A and A/D converters* | | | | | | | | | | | | | | |
| — | — | | | | | | | | | | | | | | | | | | | | |
| Countermeasure against interference from analog modules | Countermeasure against interference between D/A and A/D converters* | | | | | | | | | | | | | | | | | | | | |
| | Registers/ bits | — | <ul style="list-style-type: none"> D/A A/D synchronous start control register (DAADSCR) | | | | | | | | | | | | | | | | | | |
| Temperature sensor | Registers/ bits | — | <ul style="list-style-type: none"> Temperature sensor control register (TSCR) | | | | | | | | | | | | | | | | | | |

Table 2.29 Differences in Functions and Specifications (29)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------------------|--|---|--------------------------------|---|-----------------|--------------------------|--------------------------|--|-----------------|------------------|--------------------------|-------------------|----------------|----------------|----------------|----------------------------------|--------------|--|--|--------------------------------|---|-----------------|---|-------------------------|-------------------------------|--------------------------|-----------------------|------------------|--------------------------|---------------|---------|--------------------------|----|----------------|--------------------------|--------------|---------|----------------------------------|----|------------|----------|-----|---|---|
| Flash memory for code storage | Functions | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Write unit</td> <td>256-byte units</td> </tr> <tr> <td rowspan="5">Block structure</td> <td>—</td> </tr> <tr> <td>8 KB × 8 blocks</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>64 KB × 9 blocks</td> </tr> <tr> <td>128 KB × 11 blocks (max)</td> </tr> </table> BG0 (background operation) function <ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. On-board programming <table border="1"> <tr> <td>Boot mode</td> <td>—</td> </tr> <tr> <td>User boot mode</td> <td>—</td> </tr> <tr> <td>User program</td> <td>—</td> </tr> </table> Off-board programming <p>The user MAT and user boot MAT areas can be programmed using a PROM writer.</p> Protection functions <p>Error protection</p> | Write unit | 256-byte units | Block structure | — | 8 KB × 8 blocks | — | — | 64 KB × 9 blocks | 128 KB × 11 blocks (max) | Boot mode | — | User boot mode | — | User program | — | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Program unit</td> <td>128-byte units</td> </tr> <tr> <td rowspan="5">Block structure</td> <td>4 KB × 8 blocks</td> </tr> <tr> <td>—</td> </tr> <tr> <td>16 KB × 30 blocks (max)</td> </tr> <tr> <td>32 KB × 16 blocks (max)</td> </tr> <tr> <td>64 KB × 16 blocks (max)</td> </tr> <tr> <td>—</td> </tr> </table> BG0 (background operation) function <p>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</p> On-board programming <table border="1"> <tr> <td>Boot mode</td> <td>—</td> </tr> <tr> <td>USB boot mode</td> <td>—</td> </tr> <tr> <td>User boot mode</td> <td>—</td> </tr> <tr> <td>User program</td> <td>—</td> </tr> </table> Off-board programming <p>The user area and the user boot area can be programmed using a Flash programmer.</p> Protection functions <p>Command-locked state</p> | Program unit | 128-byte units | Block structure | 4 KB × 8 blocks | — | 16 KB × 30 blocks (max) | 32 KB × 16 blocks (max) | 64 KB × 16 blocks (max) | — | Boot mode | — | USB boot mode | — | User boot mode | — | User program | — | | | | | | | | | |
| | Write unit | 256-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Block structure | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 8 KB × 8 blocks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 64 KB × 9 blocks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 128 KB × 11 blocks (max) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User program | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Program unit | 128-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Block structure | 4 KB × 8 blocks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 16 KB × 30 blocks (max) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 32 KB × 16 blocks (max) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 64 KB × 16 blocks (max) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| USB boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User program | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Registers/bits | <ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <ul style="list-style-type: none"> b1 to b0: Reserved bits The read value is undefined. Writing to these bits has no effect. b7: FCU error bit Flash P/E mode entry register (FENTRYR) <table border="1"> <tr> <td>b0</td> <td>FENTRY0</td> <td>ROM P/E mode entry bit 0</td> </tr> <tr> <td>b1</td> <td>FENTRY1</td> <td>ROM P/E mode entry bit 1</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>FENTRYD</td> <td>E2 data flash P/E mode entry bit</td> </tr> <tr> <td>b8</td> <td>FEKEY[7:0]</td> <td>Key code</td> </tr> <tr> <td>b15</td> <td>—</td> <td>—</td> </tr> </table> <ul style="list-style-type: none"> FENTRYR.FENTRY1 FENTRY1: 2 MB / 1.5 MB Peripheral clock notification register (PCKAR) <p>These bits are used to set the peripheral clock (PCLK) at the programming/erasure of ROM/data flash.</p> | b0 | FENTRY0 | ROM P/E mode entry bit 0 | b1 | FENTRY1 | ROM P/E mode entry bit 1 | b2 | — | (Reserved bit) | b3 | — | (Reserved bit) | b7 | FENTRYD | E2 data flash P/E mode entry bit | b8 | FEKEY[7:0] | Key code | b15 | — | — | <ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <ul style="list-style-type: none"> b1 to b0: Reserved bits These bits are read as 0. Writing to them has no effect. b7: FCU error flag Flash P/E mode entry register (FENTRYR) <table border="1"> <tr> <td>b0</td> <td>FENTRY0</td> <td>ROM P/E mode entry bit 0</td> </tr> <tr> <td>b1</td> <td>FENTRY1</td> <td>ROM P/E mode entry bit 1</td> </tr> <tr> <td>b2</td> <td>FENTRY2</td> <td>ROM P/E mode entry bit 2</td> </tr> <tr> <td>b3</td> <td>FENTRY3</td> <td>ROM P/E mode entry bit 3</td> </tr> <tr> <td>b7</td> <td>FENTRYD</td> <td>E2 data flash P/E mode entry bit</td> </tr> <tr> <td>b8</td> <td>FEKEY[7:0]</td> <td>Key code</td> </tr> <tr> <td>b15</td> <td>—</td> <td>—</td> </tr> </table> <ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB / 1.5 MB / 1.0 MB / 768 kB / 512 kB / 384 kB FENTRY1: 2 MB / 1.5 MB / 1.0 MB / 768 kB FENTRY2: 2 MB / 1.5 MB FENTRY3: 2 MB Peripheral clock notification register (PCKAR) <p>These bits are used to set the FlashIF clock (FCLK) at the programming/erasure of the ROM/E2 data flash.</p> | b0 | FENTRY0 | ROM P/E mode entry bit 0 | b1 | FENTRY1 | ROM P/E mode entry bit 1 | b2 | FENTRY2 | ROM P/E mode entry bit 2 | b3 | FENTRY3 | ROM P/E mode entry bit 3 | b7 | FENTRYD | E2 data flash P/E mode entry bit | b8 | FEKEY[7:0] | Key code | b15 | — | — |
| b0 | FENTRY0 | ROM P/E mode entry bit 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | FENTRY1 | ROM P/E mode entry bit 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | FENTRYD | E2 data flash P/E mode entry bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | FEKEY[7:0] | Key code | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | FENTRY0 | ROM P/E mode entry bit 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b1 | FENTRY1 | ROM P/E mode entry bit 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b2 | FENTRY2 | ROM P/E mode entry bit 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | FENTRY3 | ROM P/E mode entry bit 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | FENTRYD | E2 data flash P/E mode entry bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b8 | FEKEY[7:0] | Key code | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | — | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Flash memory for data storage | Functions | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reading via the peripheral bus</td> <td>A read operation takes three cycles of PCLK3 in words or bytes.</td> </tr> <tr> <td>Write unit</td> <td>8-byte or 128-byte units</td> </tr> <tr> <td>Programming command</td> <td>2nd cycle data: 04h (8 bytes) 40h (128 bytes)</td> </tr> <tr> <td>Block structure</td> <td>8 KB × 4 blocks</td> </tr> <tr> <td>Blank check unit</td> <td>8 KB/8-byte units</td> </tr> </table> BG0 (background operation) function <ul style="list-style-type: none"> The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. Programs located in the ROM area can be executed during data flash program or erase operations. On-board programming <table border="1"> <tr> <td>Boot mode</td> <td>—</td> </tr> <tr> <td>User boot mode</td> <td>—</td> </tr> <tr> <td>User program</td> <td>—</td> </tr> </table> | Reading via the peripheral bus | A read operation takes three cycles of PCLK3 in words or bytes. | Write unit | 8-byte or 128-byte units | Programming command | 2nd cycle data: 04h (8 bytes) 40h (128 bytes) | Block structure | 8 KB × 4 blocks | Blank check unit | 8 KB/8-byte units | Boot mode | — | User boot mode | — | User program | — | <ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Reading via the peripheral bus</td> <td>A read operation takes three cycles of FCLK6 in words or bytes.</td> </tr> <tr> <td>Program unit</td> <td>2-byte units</td> </tr> <tr> <td>Programming command</td> <td>2nd cycle data: 01h (2 bytes)</td> </tr> <tr> <td>Block structure</td> <td>32 byte × 1024 blocks</td> </tr> <tr> <td>Blank check unit</td> <td>2 KB/2-byte units</td> </tr> </table> BG0 (background operation) function <p>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</p> On-board programming <table border="1"> <tr> <td>Boot mode</td> <td>—</td> </tr> <tr> <td>USB boot mode</td> <td>—</td> </tr> <tr> <td>User boot mode</td> <td>—</td> </tr> <tr> <td>User program</td> <td>—</td> </tr> </table> | Reading via the peripheral bus | A read operation takes three cycles of FCLK6 in words or bytes. | Program unit | 2-byte units | Programming command | 2nd cycle data: 01h (2 bytes) | Block structure | 32 byte × 1024 blocks | Blank check unit | 2 KB/2-byte units | Boot mode | — | USB boot mode | — | User boot mode | — | User program | — | | | | | | | |
| Reading via the peripheral bus | A read operation takes three cycles of PCLK3 in words or bytes. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Write unit | 8-byte or 128-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Programming command | 2nd cycle data: 04h (8 bytes) 40h (128 bytes) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Block structure | 8 KB × 4 blocks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Blank check unit | 8 KB/8-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User program | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reading via the peripheral bus | A read operation takes three cycles of FCLK6 in words or bytes. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Program unit | 2-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Programming command | 2nd cycle data: 01h (2 bytes) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Block structure | 32 byte × 1024 blocks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Blank check unit | 2 KB/2-byte units | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| USB boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User boot mode | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| User program | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2.30 Differences in Functions and Specifications (30)

| Item | | RX610 Group | | | RX630 Group | | |
|---|-----------------|--|---|---------------------------|--|----------|--|
| Flash memory for data storage | Registers/ bits | <ul style="list-style-type: none"> Data flash read enable register (DFLRE) | | | <ul style="list-style-type: none"> E2 data flash read enable register 0 (DFLRE0) | | |
| | | b0 | DBRE0 | DB0 block read enable bit | b0 | DBRE00 | DB0000-DB0063 (2 KB) block read enable bit |
| | | b1 | DBRE1 | DB1 block read enable bit | b1 | DBRE01 | DB0064-DB0127 (2 KB) block read enable bit |
| | | b2 | DBRE2 | DB2 block read enable bit | b2 | DBRE02 | DB0128-DB0191 (2 KB) block read enable bit |
| | | b3 | DBRE3 | DB3 block read enable bit | b3 | DBRE03 | DB0192-DB0255 (2 KB) block read enable bit |
| | | b4 | — | (Reserved bit) | b4 | DBRE04 | DB0256-DB0319 (2 KB) block read enable bit |
| | | b5 | — | (Reserved bit) | b5 | DBRE05 | DB0320-DB0383 (2 KB) block read enable bit |
| | | b6 | — | (Reserved bit) | b6 | DBRE06 | DB0384-DB0447 (2 KB) block read enable bit |
| | | b7 | — | (Reserved bit) | b7 | DBRE07 | DB0448-DB0511 (2 KB) block read enable bit |
| | | b8 b15 | KEY[7:0] | Key code | b8 b15 | KEY[7:0] | Key code |
| | | — | | | <ul style="list-style-type: none"> E2 data flash read enable register 1 (DFLRE1) | | |
| | | <ul style="list-style-type: none"> Data flash programming/erasure enable register (DFLWE) | | | <ul style="list-style-type: none"> E2 data flash programming/erasure enable register 0 (DFLWE0) | | |
| b0 | DBWE0 | DB0 block programming/erasure enable bit | b0 | DBWE00 | DB0000-DB0063 (2 KB) block programming/erasure enable bit | | |
| b1 | DBWE1 | DB1 block programming/erasure enable bit | b1 | DBWE01 | DB0064-DB0127 (2 KB) block programming/erasure enable bit | | |
| b2 | DBWE2 | DB2 block programming/erasure enable bit | b2 | DBWE02 | DB0128-DB0191 (2 KB) block programming/erasure enable bit | | |
| b3 | DBWE3 | DB3 block programming/erasure enable bit | b3 | DBWE03 | DB0192-DB0255 (2 KB) block programming/erasure enable bit | | |
| b4 | — | (Reserved bit) | b4 | DBWE04 | DB0256-DB0319 (2 KB) block programming/erasure enable bit | | |
| b5 | — | (Reserved bit) | b5 | DBWE05 | DB0320-DB0383 (2 KB) block programming/erasure enable bit | | |
| b6 | — | (Reserved bit) | b6 | DBWE06 | DB0384-DB0447 (2 KB) block programming/erasure enable bit | | |
| b7 | — | (Reserved bit) | b7 | DBWE07 | DB0448-DB0511 (2 KB) block programming/erasure enable bit | | |
| b8 b15 | KEY[7:0] | Key code | b8 b15 | KEY[7:0] | Key code | | |
| — | | | <ul style="list-style-type: none"> E2 data flash programming/erasure enable register 1 (DFLWE1) | | | | |
| <ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) | | | <ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) | | | | |
| b0 | FENTRY0 | ROM P/E mode entry bit 0 | b0 | FENTRY0 | ROM P/E mode entry bit 0 | | |
| b1 | FENTRY1 | ROM P/E mode entry bit 1 | b1 | FENTRY1 | ROM P/E mode entry bit 1 | | |
| b2 | — | (Reserved bit) | b2 | FENTRY2 | ROM P/E mode entry bit 2 | | |
| b3 | — | (Reserved bit) | b3 | FENTRY3 | ROM P/E mode entry bit 3 | | |
| b7 | FENTRYD | Data flash P/E mode entry bit | b7 | FENTRYD | E2 data flash P/E mode entry bit | | |
| b8 b15 | FEKEY[7:0] | Key code | b8 b15 | FEKEY[7:0] | Key code | | |
| <ul style="list-style-type: none"> FENTRYR.FENTRY1 FENTRY1: 2 MB / 1.5 MB | | | <ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 FENTRY0: 2 MB / 1.5 MB / 1.0 MB / 768 kB / 512 kB / 384 kB FENTRY1: 2 MB / 1.5 MB / 1.0 MB / 768 kB FENTRY2: 2 MB / 1.5 MB FENTRY3: 2 MB | | | | |

Table 2.31 Differences in Functions and Specifications (31)

| Item | | RX610 Group | RX630 Group | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|--|--------------|------------------------------|------------------------------|----|---|----------------|---------|--------------|----------------|----|------------|----------------------------------|-----|--|--|-----|---|----------------|---|----|--------------|----------------------------------|-----|--|--|-----|---|----------------|-----|---|----------------|-----|--------|------------------------------|
| Boundary scan | Registers/ bits | <ul style="list-style-type: none"> Data flash blank check control register (DFLBCCNT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">BCSIZE</td> <td style="width: 70%;">Blank check size setting bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>BCADR[9:0]</td> <td>Blank check address setting bits</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> <ul style="list-style-type: none"> BCSIZE <ul style="list-style-type: none"> 0: The size of the area to be blank-checked is 8 bytes. 1: The size of the area to be blank-checked is 8 KB. | b0 | BCSIZE | Blank check size setting bit | b1 | — | (Reserved bit) | b2 | — | (Reserved bit) | b3 | BCADR[9:0] | Blank check address setting bits | b12 | | | b15 | — | (Reserved bit) | <ul style="list-style-type: none"> E2 data flash blank check control register (DFLBCCNT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">BCADR [10:0]</td> <td style="width: 70%;">Blank check address setting bits</td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b11</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b12</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b15</td> <td>BCSIZE</td> <td>Blank check size setting bit</td> </tr> </table> <ul style="list-style-type: none"> BCSIZE <ul style="list-style-type: none"> 0: The size of the area to be blank-checked is 2 bytes. 1: The size of the area to be blank-checked is 2 KB. | b0 | BCADR [10:0] | Blank check address setting bits | b10 | | | b11 | — | (Reserved bit) | b12 | — | (Reserved bit) | b15 | BCSIZE | Blank check size setting bit |
| | | b0 | BCSIZE | Blank check size setting bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b1 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | b2 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | BCADR[9:0] | Blank check address setting bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | BCADR [10:0] | Blank check address setting bits | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b11 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b12 | — | (Reserved bit) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b15 | BCSIZE | Blank check size setting bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> Instruction register (JTIR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">TS[3:0]</td> <td style="width: 70%;">Test bit set</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> TS[3:0] <ul style="list-style-type: none"> 0000b: EXTEST 0001b: SAMPLE/PRELOAD 0100b: IDCODE (Initial value) 0110b: CLAMP 0111b: HIGHZ 1111b: BYPASS Other than above: Reserved | b0 | TS[3:0] | Test bit set | b3 | | | <ul style="list-style-type: none"> Instruction register (JTIR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">TS[7:0]</td> <td style="width: 70%;">Test bit set</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> TS[7:0] <ul style="list-style-type: none"> 00000000b: EXTEST 01000000b: SAMPLE/PRELOAD 01010101b: IDCODE (Initial value) 11010000b: CLAMP 10000000b: HIGHZ 11111111b: BYPASS Other than above: Reserved | b0 | TS[7:0] | Test bit set | b7 | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | TS[3:0] | Test bit set | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b0 | TS[7:0] | Test bit set | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <ul style="list-style-type: none"> IDCODE register (JTIDR) 0000 1000 0000 1001 1001 0100 0100 0111 | <ul style="list-style-type: none"> ID code register (JTIDR) 0000 1000 0000 1011 1011 0100 0100 0111 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

3. Reference Documents

User's Manual: Hardware

RX610 Group User's Manual: Hardware Rev.1.20

RX630 Group User's Manual: Hardware Rev.1.50

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website

<http://www.renesas.com>

Inquiries

<http://www.renesas.com/contact/>

| | |
|-------------------------|--|
| REVISION HISTORY | RX610 Group, RX630 Group Application Note Differences between RX610 Group and RX630 Group |
|-------------------------|--|

| Rev. | Date | Description | |
|------|---------------|-------------|----------------------|
| | | Page | Summary |
| 1.00 | Feb. 08, 2013 | — | First edition issued |
| | | | |

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hylilux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141