

RL78/G14, H8/36109

Migration Guide from H8 to RL78: SCI3

Introduction

This application note describes how to migrate the serial communication interface 3 (SCI3) of the H8/36109 to the serial array unit (SAU) of the RL78/G14 (100-pin package).

Target Device

RL78/G14, H8/36109

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1.	Functions of SCI3 of H8/36109 and SAU of RL78/G14	3
2.	Summary of Differences between Functions	5
2.1	Differences between asynchronous mode	6
2.2	Differences between clock synchronous mode	8
3.	Comparison between Registers	10
4.	Sample Code for Serial Array Unit	13
_		
5.	Documents for Reference	13
_		4.4
KO1	vision History	14

1. Functions of SCI3 of H8/36109 and SAU of RL78/G14

Table 1.1 shows the functions of the serial communication interface 3 (SCI3) of H8/36109, and Table 1.2 shows the functions of the serial array unit (SAU) of RL78/G14.

Table 1.1 Functions serial communication interface 3 (SCI3)

	,	
Function	Explanation	
Asynchronous mode	In asynchronous mode, serial data communication can be carried out using standard asynchronous communication chips such as a UART or ACIA.	
Clock synchronous mode	In clock synchronous mode, data is transmitted or received synchronous with clock pulses.	
Multiprocessor Communication Function	T Use of the multiprocessor communication function enables data transfer	

Table 1.2 Functions of Serial Array Unit (SAU)

Function	Explanation
3-wire serial I/O	This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.
UART	This is a start-stop synchronization function using two lines: serial data transmission (TXD) and serial data reception (RXD) lines.
Simplified I2C (only master function with a single master)	This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA).
LIN Communication (Note)	LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Note. The LIN-bus is accepted in UART0

Remarks1. For H8/36109, the distinction by channel (SCI3, SCI3_2, SCI3_3) is omitted.

Remarks2. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remarks3. The functions incorporated and port functions to use are different depending on the product. For details, refer to the appropriate user's manuals (hardware).

H8/36109 includes a serial communication interface 3 (SCI3), which has independent three channels. The SCI3 can handle both asynchronous and clock synchronous serial communication. A function for serial communication between multiple processors (multiprocessor communication function) is also provided. The basic function is the same for all three channels (SCI3, SCI3 2, SCI3 3).

Figure 1.1 shows a block diagram of SCI3. Separate explanations are not given in this section.




Figure 1.1 Block diagram of the serial communication interface 3 (SCI3)

A single serial array unit (SAU) in the RL78/G14 has up to four serial channels. Each channel can achieve 3-wire serial (CSI), UART, and simplified I2C communication. CSI and simplified I2C communication are implemented by one serial channels of SAU. UART communication is implemented by two serial channels of SAU.

Table 1.3 shows assignment of the functions supported by the RL78/G14 (100-pin product) for each channel.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01	(Supporting LIN-bus)	IIC01
	2	CSI10	UART1	IIC10
	3	CSI11	UARTI	IIC11
1	0	CSI20	UART2	IIC20
	1	CSI21	UARTZ	IIC21
	2	CSI30	UART3	IIC30
	3	CSI31	UARTS	IIC31

Table 1.3 Function assignment of serial array unit (SAU)

Table 1.4 shows the SAU functions corresponding to the SCI3.

H8/36109
SCI3
Asynchronous mode
UART
Clock synchronous mode
UORT
Clock synchronous mode
Multiprocessor Communication Function
Some
(Substituted by UART and software processing)

Table 1.4 Correspondence between Functions

The asynchronous mode of the SCI3 correspond to the UART of the SAU.

The clock synchronous mode of the SCI3 correspond to the 3-wire serial I/O (CSI)of the SAU.

The multiprocessor communication function of the SCI3 has no counterpart; it can be substituted by UART and software processing of the SAU.

2. Summary of Differences between Functions

Table 2.1 summarizes the differences between the functions SCI3 and SAU.

Table 2.1 Summary of Differences between Functions

Item	H8/36109	RL78/G14
	Serial communication interface 3 (SCI3)	Serial array unit (SAU)
Data length	7 bit ^(Note1) , 8 bit	7 bit, 8 bit, 9 bit (Note2)
Transfer clock source.	- On-chip baud rate generator	- Transfer clock (f⊤clκ)
	- External clock	- f _{SCK} (Slave transfer in CSI mode)
Count clock	φ, φ/4, φ/16, φ/64, SCK3	fтськ (fcьк to fcьк/215)
First bit of	LSB	- LSB
communication data		- MSB
Double-buffering	Yes	Yes
Output a clock of the	Yes	None
same frequency as the		
bit rate		
SNOOZE mode	None	Yes
Interrupt source	- Transmit-end	- Transfer end interrupt
	- Transmit-data-empty	(Transmission, Reception)
	- Receive-data-full	- Buffer empty interrupt
	- Overrun error	- Error interrupt
	- Framing error	(Framing error, Parity error, Overrun error)
	- Parity error	
Noise canceller	Yes (Only for RXD_3)	Yes (RXDm pin)

Note1. For H8/36109, asynchronous mode only

Note2. For RL78/G14, UART0, UART2 only

Remark. For RL78/G14, m = 0, 1, 2, 3

2.1 Differences between asynchronous mode

The asynchronous mode of the SCI3 of the H8/36109 correspond to the UART of the SAU of the RL78/G14. Table 2.2 and Table 2.3 shows the differences between asynchronous mode.

Table 2.2 Differences between asynchronous mode (1/2)

Item	H8/36109	RL78/G14
Item	SCI3	Serial array unit (SAU)
	Asynchronous mode	UART
Data length	7 bit, 8 bit	7 bit, 8 bit, 9 bit (Note1)
Stop bit length	Transfer	Transfer
	1 bit, 2 bit	1 bit, 2 bit
	Receive	Receive
5	1 bit	1 bit
Parity bit	- None	- No parity bit
	- Even	- Appending 0 parity
	- Odd	- Appending even parity
		- Appending odd parity
Maximum bit rate	625k bps ^(Note2)	5.3M bps (Note3)
Transfer clock source	- On-chip baud rate generator	Transfer clock (f _{TCLK})
	- External clock	
Count clock	φ, φ/4, φ/16, φ/64, SCK3	ftclk = fclk to fclk/2 ¹⁵
First bit of	LSB first	- LSB first
communication data		- MSB first
Break detection	Yes	None
Output a clock of the	Yes	None
same frequency as the		
bit rate		
SNOOZE mode	None	Yes
Noise canceller	Yes (Only for RXD_3)	Yes (RXDm pin)
Operation disabled	Write 0 to the TE bit, RE bit in the SCR3 register	Write 1 to the STmn bit in the STm register
Operation Enable	Write 1 to the TE bit, RE bit in the SCR3 register	Write 1 to the SSmn bit in the SSm register
Operating mode setting	Write 0 to the COM bit in the SMR register	Write 0 and 1 to the MDmn2 and MDmn1
		bits in the SMRmn register, respectively.
Transmission operation	Write transmit data to TDR register	Write transmit data to SDRmn register
start		
Reception operation	When the start bit has been detected	When the start bit has been detected
start		
Reception error	- Overrun error	- Overrun error
	- Parity error	- Parity error
	- Framing error	- Framing error

Note1. UART0, UART2

Note2. ϕ = 20MHz

Note3. HS (high-speed main) mode, and f_{CLK} = 32MHz

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), q: UART number (q = 0 to 3)

Table 2.3 Differences between asynchronous mode (2/2)

Table 210 Billerenese Settleen asynchicae meas (2,2)		
Item	H8/36109	RL78/G14
	SCI3	Serial array unit (SAU)
	Asynchronous mode	UART
Interrupt sources	- Transmit-end	- Transfer end interrupt (Transmission)
	- Transmit-data-empty	- Transfer end interrupt (Reception])
	- Receive-data-full	- Buffer empty interrupt
	- Receive-error	- Error interrupt
	Overrun error, Framing error, Parity error	(Framing error, Parity error, Overrun error)
Interrupt occur timing	Transmission	Single-transmission mode
	- SCR3 register When the TIE bit is 1 and data is transferred from TDR to TSR - SCR3 register When the TEIE bit is 1 and the stop bit is transmitted Reception - When the stop bit is detected - When the overrun error is detected - When the framing error is detected - When the parity error is detected	 After the last stop bit is transmitted. Continuous transmission mode When the transmit data is transferred from the SDRmn register to the shift register Reception When the stop bit is received (Including the case where a parity error or framing error occurs) When an overrun error occurs
Receive data input pin	RXD pin	RxDq pin
Transmit data output pin	TXD pin	TxDq pin

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), q: UART number (q = 0 to 3)

2.2 Differences between clock synchronous mode

The clock synchronous mode of the SCI3 of the H8/36109 correspond to the 3-wire serial I/O (CSI) of the SAU of the RL78/G14. Table 2.4 and Table 2.5 shows the differences between clock synchronous mode.

Table 2.4 Differences between clock synchronous mode (1/2)

Item	H8/36109	RL78/G14
Itom	SCI3	Serial array unit (SAU)
	Clock synchronous mode	3-wire serial I/O (CSI)
Data length	8bit	7bit, 8bit
Maximum bit rate	4MHz (Note)	- Master transmission/reception
Waximum bit rate	HIVITIZ V	16MHz (CSI00, CSI20 only)
		8MHz (CSImn)
		- Slave transmission/reception
		4MHz
Transfer alask savras	On this based note as a sector	
Transfer clock source	- On-chip baud rate generator - External clock	Transfer clock (fτclκ)
O t t -		f f t- f /015
Count clock	φ, φ/4, φ/16, φ/64, SCK3	f _{TCLK} = f _{CLK} to f _{CLK} /2 ¹⁵
First bit of	LSB first	- LSB first
communication data		- MSB first
SNOOZE mode	None	Yes
Operation disabled	Write 0 to the TE bit, RE bit in the SCR3 register	Write 1 to the STmn bit in the STm register
Operation Enable	Write 1 to the TE bit, RE bit in the SCR3 register	Write 1 to the SSmn bit in the SSm register
Operating mode setting	Write 1 to the COM bit in the SMR register	Write 0 and 0 to the MDmn2 and MDmn1 bits in the SMRmn register, respectively.
Transmission operation	Write transmit data to TDR register	Write transmit data to SIOp register
start	-	(When TXEmn = 1)
Reception operation	- Supply synchronous clock	- Write transmit data to SIOp register
start	- Write H'FF as dummy data to TDR register	- Write FFH as dummy data to SDRmn
	, , , , , , , , , , , , , , , , , , ,	register
Reception error	Overrun error	Overrun error
Interrupt sources	- Transmit-end	- Transfer end interrupt (Transmission)
	- Transmit-data-empty	- Transfer end interrupt (Reception])
	- Receive-data-full	- Buffer empty interrupt
	- Receive-error (Overrun error)	- Error interrupt (Overrun error)

Note. Continuous transfer is not possible

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) mn = 00 to 03, 10 to 13

Table 2.5 Differences between clock synchronous mode (2/2)

Item	H8/36109	RL78/G14
	SCI3	Serial array unit (SAU)
	Clock synchronous mode	3-wire serial I/O (CSI)
Interrupt occur timing	Transmission	Single-transmission mode
	- SCR3 register When the TIE bit is 1 and data is transferred from TDR to TSR Reception - When the stop bit is detected - When the overrun error is detected	- When data is transferred from the SDRmn register to the shift register. Reception - When the stop bit is received - When an overrun error occurs
Clock input/output	SCK3 pin	SCKmn pin
Receive data input pin	RXD pin	Slmn pin
Transmit data output pin	TXD pin	SOmn pin

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) mn = 00 to 03, 10 to 13

3. Comparison between Registers

Table 3.1 to Table 3.3 compares the registers for the H8/36109 SCI3 and the registers for the RL78/G14 SAU.

Table 3.1 Comparison between Registers (1/3)

Item	H8/36109	RL78/G14
	SCI3	Serial array unit (SAU)
Control of SCI3 input clock supply	MSTCR1 register MSTS3 bit MSTCR2 register MSTS3_2 bit	None
Control of serial array unit input clock	None	PER0 register SAU1EN bit, SAU0EN bit
Serial mode control register	SMCR register	None
Noise Cancel Function Select	SMCR register NFEN_3 bit	NFEN0 register SNFEN30 bit, SNFEN20 bit SNFEN10 bit, SNFEN00 bit
TXD_3 Pin Select	SMCR register TXD_3 bit	None
SCI3_3 Module Standby	SMCR register MSTS3_3 bit	None
Receive Data Register	RDR register	Lower 8/9 bits (Note1) of SDRmn register (Note2)
Transmit Data Register	TDR register	Lower 8/9 bits (Note1) of SDRmn register (Note3)
Serial Mode Register	SMR register	SMRmn register
Communication Mode	SMR register COM bit	SMRmn register MDmn2, MDmn1 bit
Character Length (enabled only in asynchronous mode)	SMR register CHR bit	SCRmn register DLSmn1 (Note4), DLSmn0 bit
Parity Enable (enabled only in asynchronous mode)	SMR register PE bit	SCRmn register
Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)	SMR register PM bit	PTCmn1, PTCmn0 bit
Stop Bit Length (enabled only in asynchronous mode)	SMR register STOP bit	SCRmn register SLCmn1 (Note5), SLCmn0 bit
Multiprocessor Mode	SMR register MP bit	None

Note1. Only following UARTs can be specified for the 9-bit data length. 80, 100-pin products: UART0 and UART2

Note2. mn = 00, 02, 10, 12 (Even channel is UART transmission function)

Note3. mn = 01, 03, 11, 13 (Odd channel is UART reception function)

Note4. The SCR00 and SCR01 registers and SCR10 and SCR11 registers for 80, 100-pin products only. Others are fixed to 1.

Note5. The SCR00, SCR02, SCR10, and SCR12 registers only.

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Table 3.2 Comparison between Registers (2/3)

H8/36109	RL78/G14
	Serial array unit (SAU)
	SPSm register
_	PRSmk3 - PRSmk0 bit
,	SMRmn register
	CKSmn bit, CCSmn bit
SCR3 register	None
†	
TIE bit	SMRmn register
SCR3 register	MDmn0
RIE bit	
SCR3 register	SCRmn register
TE bit	TXEmn, RXEmn bit
SCR3 register	SSm register
RE bit	SSmn bit
	STm register
	STmn bit
SCR3 register	None
MPIE bit	
SCR3 register	SMRmn register
TEIE bit	MDmn0
SCR3 register	SPSm register
CKE1, CKE0 bit	PRSmk3 - PRSmk0 bit
	SMRmn register
	CKSmn bit, CCSmn bit
SSR register	SSRmn register
SSR register	
TDRE bit	SSRmn register
SSR register	BFFmn bit
RDRF bit	
SSR register	SSRmn register
OER bit	OVFmn bit
SSR register	SSRmn register
FER bit	FEFmn (Note1) bit
SSR register	SSRmn register
PER bit	PEFmn bit
SSR register	SSRmn register
TEND bit	TSFmn bit
SSR register	None
MPBR bit	
SSR register	None
=	
MPBT bit	
	SCI3 SMR register CKS1, CKS0 bit SCR3 register SCR3 register TIE bit SCR3 register RIE bit SCR3 register RE bit SCR3 register RE bit SCR3 register MPIE bit SCR3 register TEIE bit SCR3 register CKE1, CKE0 bit SSR register TDRE bit SSR register RDRF bit SSR register RDRF bit SSR register CER bit SSR register RDRF bit SSR register PER bit SSR register FER bit

Note1. The SIR01, SIR03, SIR11, and SIR13 registers only.

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), k = 0, 1

Table 3.3 Comparison between Registers (3/3)

Mask control of error interrupt signal Selection of data transfer None SCRmn register EOCmn bit Serial flag clear trigger register None SIRmn register FECTmn bit Serial flag clear trigger of framing error None SIRmn register FECTmn bit (table) Clear trigger of parity error flag None SIRmn register PECTmn bit (table) Clear trigger of overrun error flag None SIRmn register PECTmn bit (table) Clear trigger of overrun error flag None SIRmn register PECTmn bit (table) Clear trigger of overrun error flag None SIRmn register OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n SEm register None SEm register Serial output register None SOEm register Serial output output of channel n None SOEm register Serial output of channel n None SOEm register Serial output of channel n None SOEm register SOEm bit Serial output level register None SOEm register SOEm bit SOEM soem soem soem soem soem bit SOEM register SOEm bit SOEM soem soem soem soem soem bit SOEM register SOEM bit SOEM soem soem soem soem bit SOEM register SOEM bit SOEM soem soem soem soem soem soem bit SOEM register SOEM bit SOEM soem soem soem soem soem soem soem soem	Table 3.3 Comparison between Registers (3/3)		
Selection of data and clock phase in CSI mode Mask control of error interrupt signal Selection of data transfer Selection of data transfer Selection of data transfer Serial glober trigger register Clear trigger of framing error None Serial flag clear trigger of parity error flag Clear trigger of overrun error flag None Serial channel enable status Register Serial output enable register None Serial output register None Serial output tregister None Serial output tregister None Serial output level register None Serial output level register None Serial output fochannel n None Serial output fochannel n None Serial output fochannel n Serial output of channel n None Serial output fochannel n Serial output fochannel n None Serial output fochannel n None Serial output fochannel n None Som register Somn bit Serial output fochannel n None Som register Som register Somn bit Serial output fochannel n None Som register Somn bit Serial output level register None Solm register Solm register Solm bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm bit Serial output level register Solm bit Serial output level register Solm bit Serial output level register Solm register Solm bit Solm register Solm register Solm bit Solm register	Item		
Mask control of error interrupt signal Selection of data transfer None SCRmn register EOCmn bit Serial flag clear trigger register None SIRmn register FECTmn bit Serial flag clear trigger of framing error None SIRmn register FECTmn bit (ib) SIRmn register FECTmn bit (ib) SIRmn register PECTmn bit SIRmn register SIRMn sIRMn register SIRMn register SIRMn register SIRMn sIRMn register SIRMn sIRMn register SIRMn register SIRMn sIRMn register SIRMn register SIRMn sIRMn register SIRMn sIRMn register S		SCI3	
Mask control of error interrupt signal Selection of data transfer sequence Selection of data transfer sequence Serial flag clear trigger register Clear trigger of framing error None SIRmn register SIRmn register SIRmn register FECTmn bit (th) Clear trigger of parity error flag None SIRmn register FECTmn bit (th) Clear trigger of overrun error flag None SIRmn register FECTmn bit Clear trigger of overrun error flag None SIRmn register PECTmn bit Clear trigger of overrun error flag None SIRmn register PECTmn bit Serial channel enable status None Sem register Sem register Semn bit Serial output enable register None Som register Serial output register None Som register Serial output of channel n None Som register Serial data output of channel n None Som register Somn bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register Solum bit Serial output level register Solum register	Selection of data and clock phase	None	
Selection of data transfer Selection of data transfer Selection of data transfer Sequence Serial flag clear trigger register None SIRmn register SIRmn register FECTmn bit SIRmn register PECTmn bit SIRmn register PECTmn bit Serial channel enable status register Indication of operation enable/stop Serial output enable register None Sem bit Serial output register None Sem som register Serial output of channel n None Sem som register Serial data output of channel n None Serial data output of channel n Serial output level register None Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output selection of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode None Setting of the SNOOZE mode None Sesting of the SNOOZE mode None Sesting of the SNOOZE mode None Sesting of the SNOOZE mode None Selection of SCM register SWCm bit	in CSI mode		DAPmn, CKPmn bit
Selection of data transfer sequence Serial flag clear trigger register Clear trigger of framing error None SIRmn register None SIRmn register FECTmn bit (th) Clear trigger of parity error flag Clear trigger of parity error flag None SIRmn register FECTmn bit SIRmn register PECTmn bit Clear trigger of overrun error flag None SIRmn register PECTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output register None Serial output of channel n Serial output of channel n None Serial data output of channel n Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum bit Serial output level register Solum bit Solum register Solum bit	Mask control of error interrupt	None	SCRmn register
Serial flag clear trigger register Clear trigger of framing error None SIRmn register SIRmn register FECTmn bit (12) Clear trigger of parity error flag None SIRmn register FECTmn bit SIRmn register PECTmn bit SEm register SEm register SEm register Indication of operation enable/stop SEm register Indication of operation enable/stop Serial output enable register None SOEm register Serial output register None SOEm register Serial output of channel n None SOm register SOmn bit Serial data output of channel n None SOm register SOmn bit Serial output level register None SOLm register SOLm register SOLm bit UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SWCm bit	signal		EOCmn bit
Serial flag clear trigger register Clear trigger of framing error None SIRmn register FECTmn bit (#) Clear trigger of parity error flag Clear trigger of overrun error flag None SIRmn register FECTmn bit SIRmn register PECTmn bit SIRmn register PECTmn bit SIRmn register OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output register Serial clock output of channel n None Serial data output of channel n None Serial output level register None Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output level register None SolLm register Sollm register Sollm bit Serial output level register None SolLm register Sollm pit Serial output level register Sollm pit Serial output level register Sollm pit Serial output level register Sollm register Sollm pit Sollm	Selection of data transfer	None	SCRmn register
Clear trigger of framing error Clear trigger of parity error flag None SIRmn register PECTmn bit SIRmn register PECTmn bit Clear trigger of overrun error flag None SIRmn register PECTmn bit SIRmn register OVCTmn bit Serial channel enable status None Sem register Indication of operation enable/stop status of channel n Serial output enable register None Serial output register Serial output register None Serial output of channel n None Serial data output of channel n None Serial data output of channel n None Som register CKOmn bit Serial output level register None Solm register Somn bit Serial output level register None Solm register SOmn bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm bit Solm register Solm register Solm bit Solm register Solm register Solm register Solm bit Solm register Solm bit Solm register Solm bit Solm register Solm bit Solm register Solm register Solm bit	sequence		DIRmn bit
Clear trigger of parity error flag None SIRmn register PECTmn bit Clear trigger of overrun error flag None Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output enable register None Serial output register Serial output of channel n Serial data output of channel n Serial data output of channel n None Serial output level register None Som register CKOmn bit Serial output level register None Som bit Serial output level register None Som register Somn bit Serial output level register None Solum register Solum bit Serial output level register None Solum register Solum register Solum bit Serial output level register None Solum register Solum bit Solum register Sol	Serial flag clear trigger register	None	SIRmn register
Clear trigger of parity error flag None SIRmn register PECTmn bit Clear trigger of overrun error flag None SIRmn register OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output register Serial output register None Serial clock output of channel n None Serial data output of channel n None Serial data output of channel n None Som register CKOmn bit Serial output level register None Solm register SOm register SOmn bit Serial output level register None Solm register SOlm register Solm bit Serial output level register Solm bit Serial output level register Solm register	Clear trigger of framing error	None	SIRmn register
Clear trigger of overrun error flag None SIRmn register OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output register None Serial output register Serial output of channel n None Serial data output of channel n None Som register CKOmn bit Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output level register None Solm register Solm bit Serial output level register Solm of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode None SSCm register SSCm bit			FECTmn bit ^(注)
Clear trigger of overrun error flag None SIRmn register OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output enable register None Som register Serial output of channel n None Som register Serial data output of channel n None Som register CKOmn bit Serial output level register None Som register Somn bit Serial output level register None Solm register Somn bit Solm register Solm bit Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode None SIRmn register SEm register Som register SOLm register SOLm register SOLm register SOLm register SOLm register SSECm bit SSECM register SSECM register SWCm bit	Clear trigger of parity error flag	None	SIRmn register
OVCTmn bit Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register None Serial output enable register None Serial output register Serial clock output of channel n None Som register Serial data output of channel n None Som register CKOmn bit Serial output level register None Solum register Somn bit Serial output level register None Solum register Solum pit Serial output level register None Solum register Solum pit Solum register Solum bit Solum register Solum bit Solum register Solum bit Solum register Solum register Solum bit Solum register			PECTmn bit
Serial channel enable status register Indication of operation enable/stop status of channel n Serial output enable register Serial output register Serial clock output of channel n Serial data output of channel n Serial output level register None Serial output level register None Som register CKOmn bit Serial output level register None Solm register Somn bit Serial output level register Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None Sem register Som register CKOmn bit Solm register	Clear trigger of overrun error flag	None	SIRmn register
register Indication of operation enable/stop status of channel n Serial output enable register Serial output register Serial clock output of channel n Serial data output of channel n Serial data output of channel n Serial output level register Serial output level register Serial output level register Somn bit Serial output level register Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SEm register SOm register SOm register SOLm register SOLm register SOLm register SSECm bit SSEC sSEC sSEC sSEC sSEC sSEC sSEC sSEC			OVCTmn bit
Indication of operation enable/stop status of channel n Serial output enable register Serial output register Serial clock output of channel n Serial data output of channel n None Som register CKOmn bit Serial output level register None Som register Somn bit Serial output level register None Som register Somn bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm pit Solm register Solm pit Solm register Solm register Solm pit Solm register Solm pit Solm register Solm pit Solm register Solm pit Solm pit	Serial channel enable status	None	SEm register
Serial output enable register Serial output register Serial clock output of channel n Serial data output of channel n Serial data output of channel n None Som register CKOmn bit Serial output level register None Som register Somn bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm bit Serial output level register None Solm register Solm bit Solm register Solm bit Solm register Solm bit Solm register Solm bit Solm register Solm bit Solm register Solm register Solm bit	register		
Serial output enable register Serial output register Serial clock output of channel n Som register Serial data output of channel n None Som register CKOmn bit Serial output level register Somn bit Serial output level register Solum register	Indication of operation enable/stop	None	SEm register
Serial output register Serial clock output of channel n None Som register CKOmn bit Serial data output of channel n None Som register Somn bit Serial output level register Solm register Solm register Solm bit Serial output level register None Solm register Solm bit Solm register Solm register Solm bit Solm register Solm bit Solm register	status of channel n		SEmn bit
Serial clock output of channel n None Som register CKOmn bit Serial data output of channel n None Som register Somn bit Serial output level register Solm register Solm bit Solm register Solm bit Solm register Solm register Solm register Solm register Solm register Solm register Solm register Solm register Solm register Solm register Solm bit Solm register Solm bit Solm register Solm bit	Serial output enable register	None	SOEm register
Serial data output of channel n None Som register Somn bit Serial output level register None Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode None CKOmn bit SOLm register SOLm register SOLmn bit SSCm register SSECm bit SSECm bit SSECm register SWCm bit	Serial output register	None	SOm register
Serial data output of channel n None Som register Somn bit Serial output level register None Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode None Solm register Solm register Solmn bit Solm register	Serial clock output of channel n	None	SOm register
Serial output level register Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SOLm register SOLmn bit SOLm register SOLmn bit SSCm register SSECm bit SSECm bit SSECm bit			CKOmn bit
Serial output level register Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SOLm register SOLmn bit SOLm register SOLmn bit SSCm register SSECm bit SSECm bit SSECm bit SSECM register SSECM bit	Serial data output of channel n	None	SOm register
Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SOLm register SOLm register SSCm register SSECm bit SSECm bit SSEC SSEC SSEC SSEC SSEC SSEC SSEC SSE			SOmn bit
Selects inversion of the level of the transmit data of channel n in UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SOLm register SOLm register SSCm register SSECm bit SSECm bit SSEC SSEC SSEC SSEC SSEC SSEC SSEC SSE	Serial output level register	None	SOLm register
UART mode Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SSCCm bit SSCm register SWCm bit	Selects inversion of the level of	None	
Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SSECm bit SSECm bit SSCm register SSCm register SWCm bit	the transmit data of channel n in		SOLmn bit
disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSECm bit SSECm bit SSCm register SWCm bit	UART mode		
communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SWCm bit	Selection of whether to enable or	None	SSCm register
the SNOOZE mode Setting of the SNOOZE mode None SSCm register SWCm bit	disable the generation of		SSECm bit
Setting of the SNOOZE mode None SSCm register SWCm bit			
SWCm bit	the SNOOZE mode		
	Setting of the SNOOZE mode	None	_
Input switch control register None ISC register			SWCm bit
	Input switch control register	None	ISC register

Note. The SIR01, SIR03, SIR11, and SIR13 registers only.

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

4. Sample Code for Serial Array Unit

The sample code for the serial array unit is explained in the following application notes.

- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Master Transmission/Reception) CC-RL (R01AN2547)
- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Slave Transmission/Reception) CC-RL (R01AN2711)
- RL78/G13 Low-power Consumption Operation (CSI in SNOOZE Mode) CC-RL (R01AN2762)
- RL78/G13 Serial Array Unit (UART Communication) CC-RL (R01AN2517)
- RL78/G13 DMA Controller (UART Sequential Reception) CC-RL (R01AN2835)
- RL78/G13 Self-Programming (Received Data via UART) CC-RL (R01AN2761)
- RL78/G13 Low-power Consumption Operation (UART in SNOOZE Mode) CC-RL (R01AN2713)

5. Documents for Reference

User's Manual:

- RL78/G14 User's Manual: Hardware (R01UH0186)
- H8/36109 Group User's Manual: Hardware (R01UH0294)

The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Apr. 06, 2020	-	First edition issued

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.