

RL78/G11

Battery Voltage Monitoring CC-RL

R01AN3416EJ0100 Rev. 1.00 Dec. 19, 2016

Introduction

This application note describes how to implement voltage monitoring during battery charging with a comparator function.

Target Device

RL78/G11

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



RL78/G11

Contents

1. 1.1 1.2 1.3	Specifications Approaches to Monitoring Battery Voltage in Hardware Generation of the Reference Voltage Output of Comparison Result	3 4
2.	Conditions for Confirming Operations	5
3.	Related Application Notes	5
4. 4.1 4.2	Hardware Descriptions Hardware Configuration Example List of Pins Used	6
5.5 5.5 5.5 5.5 5.5	 5.2 System Function	$\begin{array}{c} 7\\ 8\\ 9\\ 111\\ 12\\ 13\\ 14\\ 15\\ 18\\ 21\\ 29\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ \end{array}$
6.	Sample Code	44
7.	Reference Documents	44



1. Specifications

1.1 Approaches to Monitoring Battery Voltage in Hardware

The RL78/G11 contains a comparator that can be used to compare the externally input voltage against a reference input voltage and output the result as an INTFO signal.

As shown in the basic configuration of figure. 1.1, a signal that is the monitored input voltage approximately divided in half by resistance is connected to the non-inverted input of the comparator, while the reference voltage generated by the D/A converter is input to the inverted input of the comparator.

If the monitored input voltage is larger than the reference voltage, the comparator output becomes 1. When the INTFO function is used to perform external output with negative logic, the LED is lit.

Peripheral Function	Usage
A/D converter	Measures a power supply voltage (8-bit precision)
D/A converter	Generates a reference voltage (2 V) to be compared with a monitored voltage
IVCMP0	Provides analog signal input
INTFO	Used to drive the LED
ТМКВ0	Provides PWM output to control charging

Table 1.1 Peripheral Functions and Their Usage




Figure 1.1 Basic Configuration



1.2 Generation of the Reference Voltage

The reference voltage (2V) is generated by the D/A converter. This application note can be used in a wide range of power source voltages (2.4V to 5.5V), and thus the setting of the D/A converter depends on the power source voltage.

A/D conversion is performed on an internal reference voltage (1.45V typ.), and the conversion result is used to obtain the V_{DD} voltage. Then, the D/A conversion value setting register 0 (DACS0) is set so that the output of the D/A converter is the reference voltage (2V).

The internal reference voltage has 8 bits of precision, and the result of the A/D conversion (SAR) is as follows:

 $SAR = (1.45 / V_{DD}) \times 256$

The output voltage of the D/A converter (VANO0) is expressed by the following formula:

 $VANO0 = V_{DD} x (DACS0 / 256)$

The following is the setting for the D/A converter to output 2V:

 $DACS0 = 2 \times SAR / 1.45$

1.3 Output of Comparison Result

The comparison result is output to the INTFO pin. In this application note, by connecting an LED to the INTFO pin, the LED is made to light when the voltage exceeds the monitored voltage.



2. Conditions for Confirming Operations

The sample code operations described in this application note are confirmed under the following conditions.

Item	Description	
Microcontroller used	RL78/G11 (R5F1056A)	
Operating frequency	 High-speed on-chip oscillator (HOCO) clock: 16 MHz CPU/peripheral hardware clock: 16 MHz 	
Operating voltage	3.3 V (Operation is possible within 2.4 V to 5.5 V) LVD operation (V _{LVD}): Reset mode 2.45 V	
Integrated development environment (CS+)	CS+ for CC V4.01.00 from Renesas Electronics Corp.	
C compiler (CS+)	CC-RL V1.03.00 from Renesas Electronics Corp.	
Integrated development environment (e ² studio)	e ² studio V5.2.0.020 from Renesas Electronics Corp.	
C compiler (e ² studio)	CC-RL V1.03.00 from Renesas Electronics Corp.	

Table 2.1	Conditions for Confirming Operations
-----------	--------------------------------------

Note: The latest version should be downloaded and evaluated before usage.

3. Related Application Notes

The application notes related to this application note are listed below for reference.



4. Hardware Descriptions

4.1 Hardware Configuration Example

Figure 4.1 shows an example of the hardware configuration described in this application note.




Figure 4.1 Hardware Configuration

- Cautions: 1. This circuit diagram is simplified in order to show a summary of connections. When actually creating the circuit, pin processing and the like should be optimized and the circuit designed so as to satisfy the required electrical characteristics (input-only ports should be each connected to V_{DD} or V_{SS} via a resistor).
 - 2. V_{DD} should be made equal to or higher than the reset release voltage (V_{LVD}) set using LVD.

4.2 List of Pins Used

Table 4.1 lists the pins used and their functions.

Pin Name	I/O	Function
P22/ANI2/PGAI/VCMP0	Input	Monitored voltage input
P56/ANI22/KR2/SCK00/SCL00/SO11/INTP10/(TO03) /(INTFO)/SCLA1	Output	Output for LED1 control
P30/ANI21?KR1/TI00/TO01/INTP3/SCK11/SCL11/(TxD0) /PCLBUZ0/TKB01/SDAA0	Output	PWM output for charging control

Table 4.1 Pins Used and Their Functions



5. Software Descriptions

5.1 Operation Summary

In this application note a comparator is used to compare an externally input voltage against a reference input voltage and to output the result as an INTFO signal.

If the monitored input voltage exceeds the reference voltage, the comparator outputs 1, and when the INTFO function is used to perform external output with negative logic, the LED is lit.

- (1) The comparator compares the reference voltage generated by the D/A converter and the external monitored voltage input IVCMP0, and the result is output as an INTFO signal.
- (2) When IVCMP0 exceeds the reference voltage, the INTFO outputs 0 and the LED is lit.
- (3) The TKBO1 provides PWM output for charging control.



5.2 List of Option Byte Settings

Table 5.1 shows the settings of the option bytes.

Address	Setting Value	Description
000C0H	11101111B	Watchdog timer is stopped.
		(Counting stopped after a reset release)
000C1H	00111111B	LVD reset mode; 2.45 V (2.4 V to 5.5 V)
000C2H	11101010B	HS mode; High-speed on-chip oscillator: 16 MHz
000C3H	10000100B	On-chip debugging is enabled.

Table 5.1 Option Byte Settings

5.3 List of Functions

Table 5.2 lists functions.

Function Name	Summary
R_ADC_Set_OperationOn	Enables A/D voltage comparator operation
R_ADC_Start	Starts A/D conversion.
R_ADC_Stop	Stops A/D conversion.
R_COMP0_Start	Comparator 0 start processing
R_DAC0_Start	Starts D/A conversion
R_TMR_KB0_Start	Starts timer KB0 operation

Table 5.2 Functions



5.4 Function Specifications

The following gives the specifications of the functions used in the sample code.

[Function name] R_ADC_Set_OperationOn

-		
	Summary	Enables A/D voltage comparator operation.
	Header	r_cg_adc.h, r_cg_userdefine.h
	Declaration	<pre>void R_ ADC_Set_OperationOn(void)</pre>
	Description	Enables A/D voltage comparator operation.
	Arguments	None
	Return values	None
	Remarks	None

[Function name]R_ADC_Start

Summary	Starts A/D conversion.
Header	r_cg_adc.h, r_cg_userdefine.h
Declaration	void R_ ADC_Start(void)
Description	Starts A/D conversion.
Arguments	None
Return values	None
Remarks	None

[Function name] R_ADC_Stop

Summary	Stops A/D conversion.
Header	r_cg_adc.h, r_cg_userdefine.h
Declaration	<pre>void R_ ADC_Stop(void)</pre>
Description	Stops A/D conversion.
Arguments	None
Return values	None
Remarks	None

[Function name] R_COMP1_Start

Summary	Starts comparator operation.
Header	r_cg_comp.h, r_cg_userdefine.h
Declaration	void R_ COMP1_Start(void)
Description	Starts comparator operation.
Arguments	None
Return values	None
Remarks	None



RL78/G11

[Function name]R_DAC0_Start

Summary	Starts D/A conversion.
Header	r_cg_dac.h, r_cg_userdefine.h
Declaration	void R_ DAC0_Start(void)
Description	Starts D/A conversion.
Arguments	None
Return values	None
Remarks	None

[Function name]R_TMR_KB0_Start

Summary	Starts timer KB0 operation.
Header	r_cg_tmkb.h, r_cg_userdefine.h
Declaration	<pre>void R_ TMR_KB0_Start(void)</pre>
Description	Starts timer KB0 operation.
Arguments	None
Return values	None
Remarks	None



5.5 Flowcharts

Figure 5.1 shows the overall flow of the process described in this application note.




Figure 5.1 Overall Flow

Note: The start-up routine is executed before and after the initial setting function.

5.5.1 Initial Setting Function

Figure 5.2 shows the flowchart of the initial setting function.




Figure 5.2 Initial Setting Function



5.5.2 System Function

Figure 5.3 shows the flowchart of the system function.




Figure 5.3 System Function

5.5.3 Setting I/O Ports

Figure 5.4 shows the flowchart for setting the I/O ports.




Figure 5.4 Setting I/O Ports

Note: For settings of unused ports, refer to the RL78/G11 User's Manual: Hardware.

Caution: Unused ports should be designed so that the electrical characteristics are satisfied by appropriately treating the pertinent pins. Separately connect unused input-only ports to V_{DD} or V_{SS} via a resistor.



5.5.4 Setting CPU Clocks

Figure 5.5 shows the flowchart for setting the CPU clocks.




Figure 5.5 Setting CPU Clocks



5.5.5 Setting Comparator

Figure 5.6 shows the flowchart for setting the comparator.




Figure 5.6 Setting Comparator



Starting clock supply to comparator

- Peripheral enable register 1 (PER1)
 - Start supplying clock to the A/D converter.

Symbol: PER1

7	6	5	4	3	2	1	0
DACEN	0	CMPEN	0	DTCEN	PGA0EN	0	0
х	0	1	0	х	х	0	0

Bit 5

CMPEN	Control of comparator input clock					
0	Stops input clock supply.					
1	Enables input clock supply.					

Setting comparator operation

- Comparator mode setting register (COMPMDR) Enable comparator operation.

Symbol: COMPMDR

7	6	5	4	3	2	1	0
C1MON	I C1VRF	C1WDE	C1ENB	COMON	C0VRF	C0WDE	C0ENB
х	х	х	0	х	х	х	0

Bit 4

C1ENB	Comparator 1 operation enable
0	Comparator 1 operation disabled
1	Comparator 1 operation enabled

Bit 0

C0ENB	Comparator 0 operation enable
0	Comparator 0 operation disabled
1	Comparator 0 operation enabled



Setting comparator interrupt

- Interrupt request flag register (IF2L)
- Clear the interrupt request flag. Interrupt mask flag register (MK2L) Disable the interrupt processing.

Symbol: IF2L

7	6	5	4	3	2	1	0
FLIF	IICAIF1	TMKBIF0	ITIF01	ITIF00	DOCIF	CMPIF1	CMPIF0
х	х	х	х	х	х	0	0

Bits 0 and 1

CMPIF0,1	Interrupt request flag			
0	o interrupt request signal is generated			
1	Interrupt request is generated, interrupt request status			

Symbol: MK2L

	7	6	5	4	3	2	1	0
	FLMK	IICAMK1	TMKBMK0	ITMK01	ITMK00	DOCMK	CMPMK1	CMPMK0
ĺ	х	х	х	х	х	х	1	1

Bits 0 and 1

CMPMK0,1	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

Setting comparator peripheral reset

- Peripheral reset control register (PRR1) Control comparator peripheral resets.

Symbol: PRR1

7	6	5	4	3	2	1	0
DACRES	0	CMPRES	0	0	PGA0RES	0	0
х	0	0/1	0	0	х	0	0

Bit 5

CMPRES	Peripheral reset control on each peripheral hardware				
0	Peripheral reset release				
1	Peripheral reset state				



5.5.6 Setting D/A Converter

Figure 5.7 shows the flowchart for setting the D/A converter.




Figure 5.7 Setting D/A Converter



Setting peripheral reset of D/A converter

- Peripheral reset control register (PRR1) Control reset of the D/A converter.

Symbol: PRR1

7	6	5	4	3	2	1	0
DACRES	0	CMPRES	0	0	PGA0RES	0	0
0/1	0	Х	0	0	х	0	0

Bit 7

DACRES	Reset control of D/A converter
0	D/A converter reset release
1	D/A converter reset state

Starting clock supply to D/A converter

- Peripheral enable register 1 (PER1)

Start supplying clock to the D/A converter.

Symbol: PER1

7	6	5	4	3	2	1	0
DACEN	0	CMPEN	0	DTCEN	PGA0EN	0	0
1	0	х	0	х	х	0	0

Bit 0

DACEN	Control of D/A converter input clock					
0	Stops input clock supply.					
1	Supplies input clock.					



Setting D/A conversion value

- D/A conversion value setting register 0 (DACS0) Set the analog voltage value to be output to the D/A converter pins.

Symbol: DACS0

7	6	5	4	3	2	1	0
DACS07	DACS06	DACS05	DACS04	DACA03	DACS02	DACS01	DACS00
0	0	0	0	0	0	0	0



5.5.7 Setting A/D Converter

Figure 5.8 shows the flowchart for setting the A/D converter.




Figure 5.8 Setting A/D Converter



Controlling reset of A/D converter

- Peripheral reset control register 0 (PRR0)

Control reset of the A/D converter.

Symbol: PRR0

7	6	5	4	3	2	1	0
0	IICA1RES	ADCRES	IICA0RES	0	SAU0RES	0	TAU0RES
0	х	1/0	х	0	х	0	х

Bit 5

ADCRES	Reset control of A/D converter					
0	A/D converter reset release					
1	A/D converter reset state					

Starting clock supply to A/D

- Peripheral enable register 0 (PER0)

Start supplying clock to the A/D converter.

Symbol: PER0

	7	6	5	4	3	2	1	0
	0	IICA1EN	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN
ſ	0	х	1	х	0	х	0	x

Bit 5

ADCEN	Control of A/D converter input clock supply						
0	Stops input clock supply.						
1	Enables input clock supply.						

Setting A/D conversion time and operation mode

- A/D converter mode register 0 (ADM0)

Control the A/D conversion operation.

Set the A/D conversion channel select mode.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
x	0	0	1	0	1	0	х

Bit 6

ADMD	Specification of A/D conversion channel selection mode
0	Select mode
1	Scan mode



Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
х	0	0	1	0	1	0	х

Bits 5 to 1

ADM0					Mode	Conv	No. of conv			Conver	sion time se	election	
FR2	FR1	FR0	LV1	LV0		clock (f _{AD})	clock (Sampling clock)	Conv time	f _{с∟к} = 1MHz	f _{c∟k} = 4MHz	f _{c∟ĸ} = 8MHz	f _{c∟ĸ} = 16MHz	f _{c⊔k} = 24MHz
0	0	0	1	0	Low- voltage	f _{CLK} /64	19 f _{AD} (No. of	1216/f _{CLK}	Setting prohibited	Setting prohibited	Setting prohibited	76µs	50.667µs
0	0	1			1	f _{CLK} /32	Sampling	608/f _{CLK}			76µs	38µs	25.333µs
0	1	0				f _{CLK} /16	clock :	304f _{CLK}		76µs	38µs	19µs	12.667µs
0	1	1				f _{CLK} /8	7 f _{AD})	152/f _{CLK}		38µs	19µs	9.5µs	6.333µs
1	0	0				f _{CLK} /6		114/f _{CLK}		28.5µs	14.25µs	7.125µs	4.75µs
1	0	1				f _{CLK} /5		76/f _{CLK}	95µs	23.75µs	11.875µs	5.938µs	3.958µs
1	1	0				f _{CLK} /4		86/f _{CLK}	76µs	19µs	9.5µs	4.75µs	3.167µs
1	1	1				f _{CLK} /2		38/f _{CLK}	38µs	9.5µs	4.75µs	2.375µs	Setting prohibited
0	0	0	1	1	Low- voltage	f _{CLK} /64	17 f _{aD} (No. of	1088/f _{CLK}	Setting prohibited	Setting prohibited	Setting prohibited	68µs	45.333µs
0	0	1			2	f _{CLK} /32	Sampling	544/f _{CLK}			68µs	34µs	22.667µs
0	1	0				f _{ськ} /16	clock :	272/f _{CLK}		68µs	34µs	17µs	11.333µs
0	1	1				f _{CLK} /8	5 f _{AD})	136/f _{CLK}		34µs	17µs	8.5µs	5.667µs
1	0	0				f _{CLK} /6		102/f _{CLK}		25.5µs	12.75µs	6.375µs	4.25µs
1	0	1				f _{CLK} /5		85/f _{CLK}	85µs	21.25µs	10.625µs	5.3125µs	3.542µs
1	1	0				f _{CLK} /4		68/f _{CLK}	68µs	17µs	8.5µs	4.25µs	2.833µs
1	1	1				f _{CLK} /2		34/f _{CLK}	34µs	8.5µs	4.25µs	2.125µs	Setting prohibited



Setting A/D conversion trigger mode

A/D converter mode register 1 (ADM1)
 Select the A/D conversion trigger mode.
 Specify the A/D conversion operation mode
 Select the hardware trigger signal.

Symbol: ADM1

7	6	5	4	3	2	1	0
ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
0	0	1	0	0	0	0	0

Bits 7 and 6

ADTMD1	ADTMD0	Selection of A/D conversion trigger mode
0	Х	Software trigger mode
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

Bit 5

ADSCM	Specification of A/D conversion mode					
0	Sequential conversion mode					
1	One-shot conversion mode					

Bits 1 and 0

ADTRS1	ADTRS0	Selection of hardware trigger signal
0	0	End of timer channel 1 count or capture interrupt signal (INTTM01)
0	1	Event signal selected by ELC
1	0	Real-time clock 2 interrupt signal (INTRTC)
1	1	12-bit interval timer interrupt signal (INTIT)



Setting reference voltage source

- A/D converter mode register 2 (ADM2)

Select the A/D converter positive-side reference voltage source. Select the A/D converter negative-side reference voltage source. Check the conversion result upper-limit/lower-limit value

Set SNOOZE mode.

Select A/D conversion resolution.

Symbol: ADM2

_	7	6	5	4	3	2	1	0
	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP
ſ	0	0	0	0	0	0	0	1

Bits 7 and 6

ADREFP1	ADREFP0	Selection of + side reference voltage source of A/D converter					
0	0	Supplied from V _{DD}					
0	1	Supplied from AV _{REFP} /ANI					
1	0	Supplied from internal reference voltage (1.45 V)					
1	1	Setting prohibited					

Bit 5

ADREFM	Selection of – side reference voltage source of A/D converter
0	Supplied from Vss
1	Supplied from AV _{REFM} /ANI1

Bit 3

ADRCK	Checking upper limit and lower limit conversion result values
	Interrupt signal (INTAD) is generated when the ADLL register ≤ the ADCR register ≤ the ADUL register.
1	Interrupt signal (INTAD) is generated when ADCR register < ADLL register, ADUL register < ADCR register.

Bit 2

AWC	Specification of SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.

Bit 0

ADTYP	Selection of A/D conversion resolution
0	10-bit resolution
1	8-bit resolution



Setting upper limit and lower limit values for conversion result comparison

- Conversion result comparison upper limit setting register (ADUL)

Symbol: ADUL

7	6	5	4	3	2	1	0
ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
1	1	1	1	1	1	1	1

Symbol: ADLL

7	6	5	4	3	2	1	0
ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
0	0	0	0	0	0	0	0



⁻ Conversion result comparison lower limit setting register (ADLL) Set the upper limit and lower limit conversion result compare values.

Setting input channel

- Analog input channel specification register (ADS) Specify the input channel of analog voltage to be converted.

Symbol: ADS

7	6	5	4	3	2	1	0
ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
0	0	0	0	0	0	0	0

Bits 7, 4 to 0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANIO	P20/ANI0/AV _{REFP} pin
0	0	0	0	0	1	ANI1	P21/ANI1/AV _{REFM} pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	1	0	0	0	0	ANI16	P01/ANI16 pin
0	1	0	0	0	1	ANI17	P00/ANI17 pin
0	1	0	0	1	0	ANI18	P33/ANI18 pin
0	1	0	0	1	1	ANI19	P32/ANI19 pin
0	1	0	1	0	0	ANI20	P31/ANI20 pin
0	1	0	1	0	1	ANI21	P30/ANI21 pin
0	1	0	1	1	0	ANI22	P56/ANI22 pin
0	1	0	1	1	1	—	PGAOUT(PGA output)
1	0	0	0	0	0	_	Temperature sensor output voltage ^{note1}
1	0	0	0	0	1	_	Internal reference voltage (1.45V) ^{note1}
		上記	以外			設定禁止	

^{Note1}: Operation is possible only in HS (high-speed main) mode.



Setting A/D conversion end interrupt

- Interrupt request flag register (IF1H)
- Clear interrupt request flags. Interrupt mask flag register (MK1H) Disable interrupt processing.

Symbol: IF1H

7	6	5	4	3	2	1	0
PIF11	PIF00	PIF9	PIF8	PIF7	KRIF	ITIF	ADIF
х	х	х	х	х	х	х	0

Bit 0

ADIF	Interrupt request flag					
0	lo interrupt request signal is generated					
1	Interrupt request is generated, interrupt request status					

Symbol: MK1H

7	6	5	4	3	2	1	0
PMK11	PMK10	PMK9	PMK8	PMK7	KRMK	ТМКАМК	ADMK
х	х	х	х	х	х	х	1

Bit 0

ADMK	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled



5.5.8 Setting 16-Bit Timer KB0

Figure 5.9 shows the flowchart for setting the 16-bit timer KB0.




Figure 5.9 Setting 16-Bit Timer KB0



Controlling reset of timer KB0

- Peripheral reset control register 2 (PRR2)

Control reset of the timer KB0.

Symbol: PRR2

7	6	5	4	3	2	1	0
TMKARES	0	DOCRES	0	0	0	0	TKB0RES
х	0	x	0	0	0	0	0/1

Bit 0

TKB0RES	Reset control of timer KB0
0	Timer KB0 reset release
1	Timer KB0 reset state

Starting clock supply to timer KB0

- Peripheral enable register 2 (PER2)

Start supplying clock to the timer KB0.

Symbol: PER2

7	6	5	4	3	2	1	0
TMKAEN	0	DOCEN	0	0	0	0	TKB0EN
х	х	х	0	0	0	0	1

Bit 0

TKB0EN	Control of timer KB0 input clock supply					
0	Stops input clock supply.					
1	Enables input clock supply.					



Setting timer KB end interrupt

- Interrupt request flag register (IF2L) Clear interrupt request flags.
 Interrupt mask flag register (MK2L) Disable interrupt processing.

Symbol: IF2L

7	6	5	4	3	2	1	0
FLIF	IICAIF1	TMKBIF0	ITIF01	ITIF00	DOCIF	CMPIF1	CMPIF0
x	х	0	х	х	х	х	х

Bit 5

TMKBIF0	Interrupt request flag			
0	lo interrupt request signal is generated			
1	Interrupt request is generated, interrupt request status			

Symbol: MK2L

7	6	5	4	3	2	1	0
FLMK	IICAMK1	TMKBMK0	ITMK01	ITMK00	DOCMK	CMPMK1	CMPMK0
х	х	1	x	х	х	х	х

Bit 5

ТМКВМК0	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled



5.5.9 Setting Interrupt

Figure 5.10 shows the flowchart for setting the Interrupt.




Fig 5.10 Setting Interrupt



Setting INTFO interrupt

- Interrupt request flag register (IF2H)
- Clear the interrupt request flag. Interrupt mask flag register (MK2H) Disable the interrupt processing.

Symbol: IF2H

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FOIF
0	0	0	0	0	0	0	0

Bit 0

FOIF	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Symbol: MK2H

7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	FOMK
1	1	1	1	1	1	1	1

Bit 0

FOMK	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled



Setting Interrupt flag control

- Interrupt flag enable register (INTFE)
 Set enable/disable of changing interrupt request flags.
 Interrupt flag output control register 0 (INTFOCTL0)
- Control output statuses of interrupt request flags.

Symbol: INTFE

7	6	5	4	3	2	1	0
INTCMP1FE	INTCMP0FE	INTDOCFE	INTTMKB0FE	INTIT01FE	INTIT00FE	INTITFE	INTADFE
0	1	0	0	0	0	0	0

Bit 6

INTCMO0FE	Selection of whether to enable or disable the changing interrupt request flag of comparator 0
0	Disable the changing interrupt request flag
1	Enable the changing interrupt request flag

Symbol: INTFOCTL0

7	6	5	4	3	2	1	0
0	0	0	0	0	INTFOEN	INTFINV	INTFM
0	0	0	0	0	1	1	0

Bit 2

INTFOEN	Selection of whether enable or disable the output of statuses of interrupt request flags
0	Disable the output statuses
1	Enable the output statuses

Bit 1

INTFINV	Select the logic of output status of interrupt request flags					
0	Outputs with positive logic (non-inverted)					
1	Outputs with negative logic (inverted)					

Bit 0

INTFM	Select the output mode of status of interrupt request flags		
0	Hardware clear mode		
	The output is same as interrupt request signal and is not to be cleared by software		
1	Software clear mode		
	The output is only able to be cleared by software		
	The output is not able to be cleared by hardware		



5.5.10 Main Function

Figure 5.11 shows the flowchart for the main function.




Figure 5.11 Main Function



5.5.11 Initial Setting for "main"

Figure 5.12 shows the flowchart of the initial setting for "main".




Figure 5.12 Initial Setting for "main"



5.5.12 A/D Converter Operation Start Function

Figure 5.13 shows the flowchart of the A/D converter operation start function.




Figure 5.13 A/D Converter Operation Start Function



5.5.13 A/D Converter Operation Stop Function

Figure 5.14 shows the flowchart of the A/D converter operation stop function.




Figure 5.14 A/D Converter Operation Stop Function



5.5.14 A/D Converter Operation Enable Function

Figure 5.15 shows the flowchart of the A/D converter operation enable function.




Figure 5.15 A/D Converter Operation Enable Function



5.5.15 D/A Converter Operation Start Function

Figure 5.16 shows the flowchart of the D/A conversion start function.




Figure 5.16 D/A Converter Operation Start Function



5.5.16 Comparator 0 Operation Start Function

Figure 5.17 shows the flowchart for the comparator 0 operation start function.




Figure 5.17 Comparator 0 Operation Start Function



5.5.17 Timer KB0 Operation Start Function

Figure 5.18 shows the flowchart of the Timer KB0 operation start function.




Figure 5.18 Timer KB0 Operation Start Function



5.5.18 D/A Conversion value set Function

Figure 5.19 shows the flowchart of the D/A conversion value set function.




Figure 5.19 D/A Conversion value set Function



6. Sample Code

The user can get the sample code from the Renesas Electronics website.

7. Reference Documents

RL78/G11 User's Manual: Hardware (R01UH0637E) RL78 Family User's Manual: Software (R01US0015E) (Get the latest version from the Renesas Electronics website.)

Technical Updates/Technical News

(Get the latest information from the Renesas Electronics website.)

Website and Support

Renesas Electronics Website <u>http://japan.renesas.com/</u>

Inquiries http://japan.renesas.com/inquiry



Dovision History	RL78/G11
Revision History	Battery Voltage Monitoring CC-RL

Rev.	Date		Revision Contents
		Page	Description
1.00	Dec. 19, 2016	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-sease Lectronics nong round Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141