

# RH850/U2A

## Estimation and Calculation of Chip Operating Temperature

### Summary

This application note describes how chip operating temperature is estimated and calculated in RH850/U2A.

### Table of Contents

|       |   |    |
|-------|---|----|
| 1.    | Power Consumption of the LSI .....  | 3  |
| 1.1   | Power Consumption of ISOVDD .....   | 3  |
| 1.2   | Power Consumption of VCC .....  | 4  |
| 1.3   | Power Consumption of SYSVCC .....   | 4  |
| 1.4   | Power Consumption of LVDVCC .....   | 4  |
| 1.5   | Power Consumption of ADC .....  | 4  |
| 1.6   | Power Consumption of I/O Buffers .....  | 5  |
| 1.7   | Power Injected to I/O Buffers .....   | 5  |
| 1.8   | Power Output from I/O Buffers (AC Operation) .....  | 5  |
| 1.9   | Power Consumption of SVR converter .....  | 6  |
| 1.10  | Power Consumption of EMUVCC .....   | 6  |
| 1.11  | Power Consumption of DVCC .....   | 6  |
| 1.12  | Power Consumption of ERAMVCC .....  | 6  |
| 1.13  | Power Consumption of EMUVDD .....   | 6  |
| 1.14  | Power Consumption of DVDD .....   | 7  |
| 1.15  | Power Consumption of ERAMVDD .....  | 7  |
| 1.16  | Power Consumption of Gigabit Ethernet .....   | 7  |
| 2.    | Chip Temperature (Tj) Estimation (Thermal Design Guide) .....   | 8  |
| 2.1   | Initial Estimation .....  | 9  |
| 2.1.1 | Tj Estimation Without Heat Dissipation Mechanism .....  | 9  |
| 2.1.2 | Tj Estimation When Only Top Side Cooling is Applied .....   | 10 |
| 2.1.3 | Tj Estimation When Both of Top and Bottom Side Cooling Are Applied/When Only Bottom Side Cooling Is Applied ..... | 11 |

|       |   |    |
|-------|---|----|
| 2.2   | Thermal Simulation .....  | 13 |
| 2.3   | Real Board Evaluation (Tj Evaluation with Evaluation Board).....  | 13 |
| 2.3.1 | Tj Estimation Without Heat Dissipation Mechanism .....  | 13 |
| 2.3.2 | Tj Estimation When Only Top Side Cooling is Applied.....  | 14 |
| 2.3.3 | Tj Estimation When Both of Top and Bottom Side Cooling Are Applied/When Only Bottom Side Cooling Is Applied ..... | 15 |
| 2.4   | Notes on Tb/Tt Measurement .....  | 17 |
| 2.4.1 | Measurement Using Thermocouple.....   | 17 |
| 2.4.2 | Measurement Point.....  | 17 |
| 2.4.3 | Measurement Using Thermography (Thermo Camera) .....  | 18 |
| 2.4.4 | Assumed Board .....   | 18 |
| 3.    | Reference .....   | 19 |

## 1. Power Consumption of the LSI

$P_d$ , the total power consumption of this LSI, can be calculated by the following Formula 1.1.

$$P_d = P_{ISOVDD} + P_{VCC} + P_{SYSVCC} + P_{LVDVCC} + P_{ADC} + P_{IO} + P_{SVR} + P_{EMUVCC} + P_{DVCC} + P_{ERAMVCC} + P_{EMUVDD} + P_{DVDD} + P_{ERAMVDD} + P_{GBETH} \dots \text{Formula 1.1}$$

$P_{ISOVDD}$ : Power consumption of ISOVDD

$P_{VCC}$ : Power consumption of VCC

$P_{SYSVCC}$ : Power consumption of SYSVCC

$P_{LVDVCC}$ : Power consumption of LVDVCC

$P_{ADC}$ : Power consumption of the AD convertor (power consumption of A0VCC, A0VREFH, A1VCC, A1VREFH, A2VCC, and A2VREFH)

$P_{IO} = P_{IOCONST} + P_{IOINJ} + P_{IODO}$

$P_{IOCONST}$ : Constant power consumption of I/O buffers (power consumption of E0VCC, E1VCC, and E2VCC)

$P_{IOINJ}$ : Power injected to I/O buffers

$P_{IODO}$ : Power output from I/O buffers (AC operation)

$P_{SVR}$ : Power consumption of SVR (Switching Voltage Regulator)

$P_{EMUVCC}$ : Power consumption of EMUVCC

$P_{DVCC}$ : Power consumption of DVCC

$P_{ERAMVCC}$ : Power consumption of ERAMVCC

$P_{EMUVDD}$ : Power consumption of EMUVDD

$P_{DVDD}$ : Power consumption of DVDD

$P_{ERAMVDD}$ : Power consumption of ERAMVDD

$P_{GBETH}$ : Power consumption of Gigabit Ethernet (GETH0BVCC, GETH0RVCC, GETH0PVCC)

### 1.1 Power Consumption of ISOVDD

Power consumption of ISOVDD ( $P_{ISOVDD}$ ), can be calculated by the following Formula 1.2.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{ISOVDD}$ , or contact our sales office for calculations under your conditions of use.

$$P_{ISOVDD} = I_{ISOVDD} \times ISOVDD \dots \text{Formula 1.2}$$

$I_{ISOVDD}$ : ISOVDD current (A)

ISOVDD: ISOVDD voltage (V)

## 1.2 Power Consumption of VCC

Power consumption of VCC ( $P_{VCC}$ ), can be calculated by the following Formula 1.3.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{VCC}$ , or contact our sales office for calculations under your conditions of use.

$$P_{VCC} = I_{VCC} \times VCC \quad \dots \text{Formula 1.3}$$

## 1.3 Power Consumption of SYSVCC

Power consumption of SYSVCC ( $P_{SYSVCC}$ ), can be calculated by the following Formula 1.4.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{SYSVCC}$ , or contact our sales office for calculations under your conditions of use.

$$P_{SYSVCC} = I_{SYSVCC} \times SYSVCC \quad \dots \text{Formula 1.4}$$

## 1.4 Power Consumption of LVDVCC

Power consumption of LVDVCC ( $P_{LVDVCC}$ ), can be calculated by the following Formula 1.5.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{LVDS}$ , or contact our sales office for calculations under your conditions of use.

$$P_{LVDVCC} = I_{LVDS} \times LVDVCC \quad \dots \text{Formula 1.5}$$

## 1.5 Power Consumption of ADC

Power consumption of the AD convertor of this LSI ( $P_{ADC}$ ), can be calculated by the following Formula 1.6.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{ADCn}$ ,  $I_{ADCnREF}$ , or contact our sales office for calculations under your conditions of use.

$$P_{ADC} = P_{ADCJ0} + P_{ADCJ1} + P_{ADCJ2} \dots \text{Formula 1.6}$$

$$P_{ADCJn} = I_{ADCn} \times A_{nVCC} + I_{ADCnREF} \times A_{nVREFH}(n=0\sim2): \text{Power consumption of SAR-AD module}$$

## 1.6 Power Consumption of I/O Buffers


Add the constant power consumption when a direct current flows through input, output, or input/output pins.

Example 1: When LED operates (when a constant current flows)

$$P_{IOCONST} = V_O \times I_{OL} \times A \times \text{Buffer}$$

A: Ratio at which LED turns ON

Buffer: Number of input/output/bidirectional buffers



## 1.7 Power Injected to I/O Buffers

Power injected to I/O buffers of this LSI ( $P_{IOINJ}$ ), can be calculated by the following Formula 1.7.

$$P_{IOINJ} = \{Pinjdp \times Ninjdp + Pinjdm \times Ninjdm + Pinjap \times Ninjap + Pinjam \times Ninjam\} \dots \text{Formula 1.7}$$

Pinjdp: Power injected to each pin (digital pin; positive current injection)

Ninjdp: Number of pins currents are injected to (digital pin; positive current injection)

Pinjdm: Power injected to each pin (digital pin; negative current injection)

Ninjdm: Number of pins currents are injected to (digital pin; negative current injection)

Pinjap: Power injected to each pin (analog pin; positive current injection)

Ninjap: Number of pins currents are injected to (analog pin; positive current injection)

Pinjam: Power injected to each pin (analog pin; negative current injection)

Ninjam: Number of pins currents are injected to (analog pin; negative current injection)

## 1.8 Power Output from I/O Buffers (AC Operation)

Power output from I/O buffers of this LSI (AC operation) ( $P_{IODO}$ ), can be calculated by the following Formula 1.8.

$$P_{IODO} = \Sigma(f_o \times C_L \times V^2) \dots \text{Formula 1.8}$$

$C_L$ : Load capacitance

$f_o$ : Output frequency

V: Voltage of I/O buffers

## 1.9 Power Consumption of SVR converter

Power consumption of SVR converter ( $P_{SVR}$ ), can be calculated by the following Formula 1.9.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{SVR}$ ,  $I_{SVRA}$ , or contact our sales office for calculations under your conditions of use.

$$P_{SVR} = I_{SVR} \times SYSVCC + I_{SVRA} \times SVRAVCC + P_{SVRDR} \quad \dots \text{Formula 1.9}$$

$$P_{SVRDR} = f_{SVRSW} \times SVRDRVCC^2 \times (C_{iss\_PMOSFET} + C_{iss\_NMOSFET})$$

$f_{SVRSW}$ : SVR switching frequency

$C_{iss\_PMOSFET}$ : SVR external capacitor of Pch MOSFET

$C_{iss\_NMOSFET}$ : SVR external capacitor of Nch MOSFET

## 1.10 Power Consumption of EMUVCC

Power consumption of EMUVCC ( $P_{EMUVCC}$ ), can be calculated by the following Formula 1.10.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{EMUVCC}$ , or contact our sales office for calculations under your conditions of use.

$$P_{EMUVCC} = I_{EMUVCC} \times EMUVCC \quad \dots \text{Formula 1.10}$$

## 1.11 Power Consumption of DVCC

Power consumption of DVCC ( $P_{DVCC}$ ), can be calculated by the following Formula 1.11.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{DVCC}$ , or contact our sales office for calculations under your conditions of use.

$$P_{DVCC} = I_{DVCC} \times DVCC \quad \dots \text{Formula 1.11}$$

## 1.12 Power Consumption of ERAMVCC

Power consumption of ERAMVCC ( $P_{ERAMVCC}$ ), can be calculated by the following Formula 1.12.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{ERAMVCC}$ , or contact our sales office for calculations under your conditions of use.

$$P_{ERAMVCC} = I_{ERAMVCC} \times ERAMVCC \quad \dots \text{Formula 1.12}$$

## 1.13 Power Consumption of EMUVDD

Power consumption of EMUVDD ( $P_{EMUVDD}$ ), can be calculated by the following Formula 1.13.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{EMUVDD}$ , or contact our sales office for calculations under your conditions of use.

$$P_{EMUVDD} = I_{EMUVDD} \times EMUVDD \quad \dots \text{Formula 1.13}$$

### 1.14 Power Consumption of DVDD

Power consumption of DVDD ( $P_{DVDD}$ ), can be calculated by the following Formula 1.14.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{DVDD}$ , or contact our sales office for calculations under your conditions of use.

$$P_{DVDD} = I_{DVDD} \times DVDD \quad \dots \text{Formula 1.14}$$

### 1.15 Power Consumption of ERAMVDD

Power consumption of ERAMVDD ( $P_{ERAMVDD}$ ), can be calculated by the following Formula 1.15.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{ERAMVDD}$ , or contact our sales office for calculations under your conditions of use.

$$P_{ERAMVDD} = I_{ERAMVDD} \times ERAMVDD \quad \dots \text{Formula 1.15}$$

### 1.16 Power Consumption of Gigabit Ethernet

Power consumption of Gigabit Ethernet ( $P_{GBETH}$ ), can be calculated by the following Formula 1.16.

See **RH850/U2A-EVA Group User's Manual: Hardware** for  $I_{GBETH}$ ,  $R_{in}$  or contact our sales office for calculations under your conditions of use.

$$P_{GBETH} = I_{GBETH} \times GETH0BVCC + \frac{|V_{OD}|^2}{R_{IN}} \quad \dots \text{Formula 1.16}$$


$V_{OD}$  : Output Differential Voltage of opposing device

$R_{in}$  : Receiver differential input impedance

## 2. Chip Temperature ( $T_j$ ) Estimation (Thermal Design Guide)

When existing products enable you to calculate board temperature  $T_b$  and package surface temperature  $T_t$  (See 2.4.2 for definition) in the early development stage, estimate chip temperature ( $T_j$ ) with values of  $\Psi_{jb}$  and  $\Psi_{jt}$  (for actual values, see **RH850/U2A-EVA Group User's Manual: Hardware**). This is the most accurate way for initial estimation of  $T_j$ . When  $T_b$  or  $T_t$  cannot be estimated, use  $\theta_{ja}$  (for actual values, see **RH850/U2A-EVA Group User's Manual: Hardware**) to estimate  $T_j$ . When the estimated  $T_j$  is around  $T_{jmax}$  (for actual values, see **RH850/U2A-EVA Group User's Manual: Hardware**), add heat dissipation mechanism or perform thermal simulation to obtain more accurate  $T_j$ .

Review part layouts, housing structure (including heat dissipation mechanism), and power consumption if necessary. Measure  $T_b$  or  $T_t$  with an evaluation board even when thermal simulation reveals there will be enough margins. Make sure that  $T_j$  is equal to or less than  $T_{jmax}$  by estimating  $T_j$  with  $\Psi_{jb}$  and  $\Psi_{jt}$  in conjunction with the measured values of  $T_b$ ,  $T_t$  and power consumption.





## 2.1 Initial Estimation

### 2.1.1 Tj Estimation Without Heat Dissipation Mechanism

Estimate Tj with Formula 2.1 when Tb can be estimated from existing products, or estimate Tj with Formula 2.2 in which Tt is used when Tb cannot be estimated. Estimate Tj by using Formula 2.3 when neither of Tb nor Tt can be estimated. Apply XYΨjb, XYΨjt, and XYθja in **RH850/U2A-EVA Group User's Manual: Hardware**, which are most suitable for your assumed board. When the estimated Tj is around Tjmax, add heat dissipation mechanism or perform thermal simulation to obtain more accurate Tj.

(1) When Tj is estimated from Tb:

$$T_j = T_b + XY\Psi_{jb} \times P_d \dots \text{Formula 2.1}$$

(2) When Tj is estimated from Tt:

$$T_j = T_t + XY\Psi_{jt} \times P_d \dots \text{Formula 2.2}$$

(3) When Tj is estimated from Ta:

$$T_j = T_a + XY\theta_{ja} \times P_d \dots \text{Formula 2.3}$$

Note: See **2.1.3** for definition of each symbol. The value of Ta varies largely according to the measurement point where Ta is measured, which can lead to inaccurate Tj estimation. Therefore, we recommend you obtain Tb/Tt data and estimate Tj based on obtained Tb/Tt whenever possible.

### 2.1.2 T<sub>j</sub> Estimation When Only Top Side Cooling is Applied

Estimate T<sub>j</sub> with an assumed thermal resistor network model of θ<sub>ja</sub> in Figure 1 when only top side cooling is applied. Vertical heat dissipation from the junction can be simulated under conditions that the ECU peripheral temperature (T<sub>a</sub>) is the same. Formula 2.4 represents the relationships of T<sub>a</sub> and T<sub>j</sub>, as shown in Figure 1. When θ<sub>ca</sub> can be estimated, T<sub>j</sub> estimation by using T<sub>a</sub> is possible. When θ<sub>ca</sub> cannot be estimated, perform T<sub>j</sub> estimation by estimating T<sub>t</sub> and using Formula 2.5. θ<sub>ca</sub>, which changes according to your operating environment, must be calculated by each user.

$$T_j = (\theta_{ca} + \theta_{jc}) \times P_t + T_a = (\theta_{ca} + \theta_{jc}) \times \left(1 - \frac{\Psi_{jb}}{\theta_{jb}}\right) \times P_d + T_a \dots \text{Formula 2.4}$$

$$T_j = \theta_{jc} \times P_t + T_t = \theta_{jc} \times \left(1 - \frac{\Psi_{jb}}{\theta_{jb}}\right) \times P_d + T_t \dots \text{Formula 2.5}$$



Figure 1. θ<sub>ja</sub> Thermal Resistor Network Model

Figure 2. Cross-Sectional Image of Thermal Resistor Network

Estimate T<sub>j</sub> with Formula 2.6 when T<sub>t</sub> can be estimated from existing products, or estimate T<sub>j</sub> with Formula 2.7 when θ<sub>ca</sub> can be estimated. Apply XYΨ<sub>jb</sub> and XYθ<sub>jb</sub> in **RH850/U2A-EVA Group User's Manual: Hardware**, which are most suitable for your assumed board. When the estimated T<sub>j</sub> is around T<sub>jmax</sub>, add heat dissipation mechanism or perform thermal simulation to obtain more accurate T<sub>j</sub>.

(1) When T<sub>t</sub> can be estimated:

$$T_j = \theta_{jc} \times \left(1 - \frac{XY\Psi_{jb}}{XY\theta_{jb}}\right) \times P_d + T_t \dots \text{Formula 2.6}$$

(2) When θ<sub>ca</sub> can be estimated:

$$T_j = (\theta_{ca} + \theta_{jc}) \times \left(1 - \frac{XY\Psi_{jb}}{XY\theta_{jb}}\right) \times P_d + T_a \dots \text{Formula 2.7}$$

Note: See **2.1.3** for definition of each symbol.

### 2.1.3 T<sub>j</sub> Estimation When Both of Top and Bottom Side Cooling Are Applied/When Only Bottom Side Cooling Is Applied

Estimate T<sub>j</sub> with an assumed thermal resistor network model of θ<sub>ja</sub> in Figure 3 when both of top and bottom side cooling are or only bottom side cooling is applied. Vertical heat dissipation from the junction can be simulated under conditions that the ECU peripheral temperature (T<sub>a</sub>) is the same. Formula 2.8 represents the relationships of T<sub>a</sub> and T<sub>j</sub>, as shown in Figure 3. When θ<sub>ca</sub> can be estimated, T<sub>j</sub> estimation by using T<sub>a</sub> is possible. When θ<sub>ca</sub> cannot be estimated, perform T<sub>j</sub> estimation by estimating T<sub>t</sub> and using Formula 2.9. θ<sub>ca</sub>, which changes according to your operating environment, must be calculated by each user.

$$T_j = (\theta_{ca} + \theta_{jc}) \times P_t + T_a = (\theta_{ca} + \theta_{jc}) \times \left(1 - \frac{\Psi_{jmb}}{\theta_{jcbot}}\right) \times P_d + T_a \dots \text{Formula 2.8}$$

$$T_j = \theta_{jc} \times P_t + T_t = \theta_{jc} \times \left(1 - \frac{\Psi_{jmb}}{\theta_{jcbot}}\right) \times P_d + T_t \dots \text{Formula 2.9}$$




Figure 3. θ<sub>ja</sub> Thermal Resistor Network Model




Figure 4. Cross-Sectional Image of Thermal Resistor Network

Estimate T<sub>j</sub> with Formula 2.10 when T<sub>t</sub> can be estimated from existing products, or estimate T<sub>j</sub> with Formula 2.11 when θ<sub>ca</sub> can be estimated. Apply XYΨ<sub>jmb</sub> in **RH850/U2A-EVA Group User's Manual: Hardware** which are most suitable for your assumed board. When the estimated T<sub>j</sub> is around T<sub>jmax</sub>, perform thermal simulation to obtain more accurate T<sub>j</sub>.

(1) When T<sub>t</sub> can be estimated:

$$T_j = \theta_{jc} \times \left(1 - \frac{XY\Psi_{jmb}}{\theta_{jcbot}}\right) \times P_d + T_t \dots \text{Formula 2.10}$$

(2) When θ<sub>ca</sub> can be estimated:

$$T_j = (\theta_{ca} + \theta_{jc}) \times \left(1 - \frac{XY\Psi_{jmb}}{\theta_{jcbot}}\right) \times P_d + T_a \dots \text{Formula 2.11}$$

Tj: LSI chip junction temperature

Ta: Peripheral temperature of the LSI package

Tb: Temperature in **2.4.2 Measurement Point**

Tt: Temperature in **2.4.2 Measurement Point**

Tmb: Package center temperature in the surface of the board L1

Pd: Power consumption of the LSI calculated by Formula 1.1

Pt: Power flowing to the top side of the package

Pb: Power flowing to the bottom side of the package

$\theta_{ca}$ : Thermal resistance between Tt and Ta (must be calculated by each user)

$\theta_{ba}$ : Thermal resistance between Tb and Ta (must be calculated by each user)

$\theta_{jb}$ : Thermal resistance of the LSI package (not use in thermal estimation. Use XY  $\theta_{jb}$  which is appropriate for your assumed board. )

$\theta_{mba}$ : Thermal resistance between Tmb and Ta (must be calculated by each user)

$\Psi_{jb}$ : Thermal characteristics of the LSI package (not use in thermal estimation. Use XY  $\Psi_{jb}$  which is appropriate for your assumed board.)

$\Psi_{jmb}$ : Thermal characteristics of the LSI package (not use in thermal estimation. Use XY  $\Psi_{jmb}$  which is appropriate for your assumed board.)

$\theta_{jc}$ : Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

$\theta_{jcbot}$ : Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

XY $\theta_{ja}$ : Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

XY $\theta_{jb}$ : Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

XY $\Psi_{jb}$ : Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

XY $\Psi_{jt}$ : Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

XY $\Psi_{jmb}$ : Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note</sup>

Note: See **RH850/U2A-EVA Group User's Manual: Hardware, Thermal Characteristics Parameter**.

X: Number of board layers

Y: Board size

For assumed board size, see **2.4.4 Assumed Board**.

## 2.2 Thermal Simulation

To more accurately estimate temperature, perform thermal fluid simulation (Computational Fluid Dynamics: CFD). We can provide a package model for FloTHERM (DELPHI model). Contact our sales office for more details.

## 2.3 Real Board Evaluation (Tj Evaluation with Evaluation Board)

### 2.3.1 Tj Estimation Without Heat Dissipation Mechanism

Estimate Tj with Formula 2.12 by measuring Tb and power consumption, or estimate Tj with Formula 2.13 by measuring Tt and power consumption. Apply the most appropriate values in **RH850/U2A-EVA Group User's Manual: Hardware** for XYΨjt, XYΨjb and XYTb\_inc for your evaluation board. (The following formulas do not contain measurement errors, which should be included when you estimate Tj.)

- (1) When Tj is estimated from Tb:

$$T_j = T_{b\_typ} + XY\Psi_{jb} \times P_{dtyp} + (XY\Psi_{jb} + XYTb\_inc) \times (Pd\_offset + Pd\_vothers) \dots \text{Formula 2.12}$$

- (2) When Tj is estimated from Tt:

$$T_j = T_{t\_typ} + XY\Psi_{jt} \times (P_{dtyp} + Pd\_offset + Pd\_vothers) \dots \text{Formula 2.13}$$

$$Pd\_offset = V_m \times Id\_offset + I_0 \times (V_m - V_0) + V_m \times (dI/dV) \times (V_m - V_0) \dots \text{Formula 2.14}$$

Note 1. Pd\_offset can be calculated as follows when the worst power is calculated by a power calculation tool:

$$Pd\_offset = Pd\_max - P_{dtyp}$$

Note 2. See **2.3.3** for definition of each symbol.

### 2.3.2 T<sub>j</sub> Estimation When Only Top Side Cooling is Applied

When only top side cooling is applied: Assumed conditions are a case where the top side of the package is connected through a thermal sheet (1 mm thickness, 1W/mK) as large as mold resin to a metal plate (electrogalvanized steel with 1 mm thickness) as large as the board.

Measure T<sub>b</sub> and power consumption and estimate T<sub>j</sub> with Formula 2.15, or measure T<sub>t</sub> and power consumption and estimate T<sub>j</sub> with Formula 2.16. Apply the most appropriate values in **RH850/U2A-EVA Group User's Manual: Hardware** for XYΨ<sub>jb</sub> and XYT<sub>b\_inc</sub> and XYθ<sub>jb</sub> for your evaluation board. (The following formulas do not contain measurement errors, which should be included when you estimate T<sub>j</sub>.)

(1) When T<sub>j</sub> is estimated from T<sub>b</sub>:

$$T_j = T_{b\_typ} + XY\Psi_{jb} \times P_{dtyp} + (XY\Psi_{jb} + XYT_{b\_inc}) \times (P_{d\_offset} + P_{d\_voters}) \dots \text{Formula 2.15}$$

(2) When T<sub>j</sub> is estimated from T<sub>t</sub>:

$$T_j = T_{t\_typ} + \theta_{jc} \times \left(1 - \frac{XY\Psi_{jb}}{XY\theta_{jb}}\right) \times (P_{dtyp} + P_{d\_offset} + P_{d\_voters}) \dots \text{Formula 2.16}$$

$$P_{d\_offset} = V_m \times I_{d\_offset} + I_0 \times (V_m - V_0) + V_m \times (dI/dV) \times (V_m - V_0) \dots \text{Formula 2.17}$$

Note 1. P<sub>d\_offset</sub> can be calculated as follows when the worst power is calculated by a power calculation tool:

$$P_{d\_offset} = P_{d\_max} - P_{dtyp}$$

Note 2. See **2.3.3** for definition of each symbol.

### 2.3.3 T<sub>j</sub> Estimation When Both of Top and Bottom Side Cooling Are Applied/When Only Bottom Side Cooling Is Applied

When both of top and bottom side cooling are applied or only bottom side cooling is applied: Assumed conditions are a case where the top and bottom sides of the package are connected through a thermal sheet (1 mm thickness, 1W/mK) as large as mold resin to a metal plate (electrogalvanized steel with 1 mm thickness) as large as the board.

Estimate T<sub>j</sub> with Formula 2.18 by measuring T<sub>t</sub> and power consumption. Apply the most appropriate value in **RH850/U2A-EVA Group User's Manual: Hardware** for XYΨ<sub>jmb</sub> for your evaluation board. (The following formulas do not contain measurement errors, which should be included when you estimate T<sub>j</sub>.)

$$T_j = T_{t\_typ} + \theta_{jc} \times \left(1 - \frac{XY\Psi_{jmb}}{\theta_{jcbot}}\right) \times P_{dtyp} + \theta_{jc} \times \left(1 - \frac{XY\Psi_{jmb}}{\theta_{jcbot}}\right) \times (P_{d\_offset} + P_{d\_vothers}) \dots \text{Formula 2.18}$$

$$P_{d\_offset} = V_m \times I_{d\_offset} + I_0 \times (V_m - V_0) + V_m \times (dI/dV) \times (V_m - V_0) \dots \text{Formula 2.19}$$

Note 1: P<sub>d\_offset</sub> can be calculated as follows when the worst power is calculated by a power calculation tool.

$$P_{d\_offset} = P_{d\_max} - P_{dtyp}$$

T<sub>j</sub>: LSI chip junction temperature

T<sub>b\_typ</sub>: Actual measurement values of T<sub>b</sub> when applications are operated by real ECUs

T<sub>t\_typ</sub>: Actual measurement values of T<sub>t</sub> when applications are operated by real ECUs

P<sub>dtyp</sub>: Actual measurement values of VDD when applications are operated by real ECUs

P<sub>d\_max</sub>: Worst VDD calculated by a power calculation tool

P<sub>d\_offset</sub>: Difference between P<sub>dtyp</sub> and power consumption of corner samples

P<sub>d\_vothers</sub>: Power consumption of power supply except VDD (e.g. AnVCC or LVDVCC)

I<sub>d\_offset</sub>: Difference between I<sub>0</sub> and worst VDD calculated by a power calculation tool

dI/dV: VDD dependency coefficient of IDD

V<sub>m</sub>: Max VDD voltage (max voltage under conditions of use by each user)

V<sub>0</sub>: Measured VDD voltage

I<sub>0</sub>: Measured VDD current

θ<sub>jc</sub>: Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

θ<sub>jcbot</sub>: Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

XYθ<sub>jb</sub>: Thermal resistance of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

XYΨ<sub>jb</sub>: Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

XYΨ<sub>jt</sub>: Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

XYΨ<sub>jmb</sub>: Thermal characteristics of the LSI package (See the following part of User's Manual.) <sup>Note 2</sup>

XYT<sub>b\_inc</sub>: Power consumption dependency of T<sub>b</sub> (See the following part of User's Manual.) <sup>Note 2</sup>

Note 2: See **RH850/U2A-EVA User's Manual: Hardware, Thermal Characteristics Parameter**.

When T<sub>b\_0</sub> is the assumed T<sub>b</sub> where the MCU generates 0 W of heat, or T<sub>b\_1</sub> where the MCU generates 1 W of heat,

$$XYTb_{inc} = Tb_1 - Tb_0$$

X: Number of board layers

Y: Board size

For assumed board size, see **2.4.4 Assumed Board**.



## 2.4 Notes on Tb/Tt Measurement

### 2.4.1 Measurement Using Thermocouple



Be careful when you select a thermocouple you use and connect it to the measurement target for accurately measuring temperature. Follow the instructions below:

- Use a thermocouple with as small a wire diameter as possible to prevent heat dissipation (recommended size: equal to or less than 100  $\mu\text{m}$  in diameter).
- It is preferable to use a K-type thermocouple (A T-type one radiates more heat, which may lead to a lower measured temperature).
- It is recommended that heat-resistant Kapton tape or hear-resistant material be used to fasten thermocouples.
- Fasten thermocouples tightly to the measurement target (An interspace can lead to measurement errors).

### 2.4.2 Measurement Point

**BGA:** Check if the temperature reaches saturation, and measure Tb on the board wiring 1 mm outward from the midpoint on each side of the package. When temperature distribution exists due to influences of peripheral parts, use the average value of 4 measurement points as Tb. Tt is temperature measured at the center top surface of the package.

**QFP:** Check if the temperature reaches saturation, and measure Tb on the midpoint of lead footprint on each side of the package. When temperature distribution exists due to influences of peripheral parts, use the average value of 4 measurement points as Tb. Tt is temperature measured at the center top surface of the package.



### 2.4.3 Measurement Using Thermography (Thermo Camera)

Set emissivity of the measurement target to obtain proper temperature values. Emissivity of the board surface is about 0.8 or 0.9, but that of the metal surface typically will be smaller (Measuring the metal surface with 0.8 or 0.9 emissivity can lead to a lower temperature measurement). When the emissivity is unclear, perform surface finishing by blackbody spray and apply its emissivity, which enable correct temperature measurement.

Note that it is impossible to obtain an accurate measurement result when there is any object (even a transparent acrylic plate) between thermography and the measurement target (Thermography will measure the temperature of the acrylic plate in this case).

To measure temperature by thermography may be difficult depending on how the measurement target is placed. However, we recommend the measurement by thermography be used with thermocouples because it is an effective way to know temperature distribution.

### 2.4.4 Assumed Board

JESD51-9 Compliant Board (4 layers)

|                       | Board size (mm) |                      | Area (mm <sup>2</sup> ) |
|-----------------------|-----------------|----------------------|-------------------------|
|                       | X               | Y                    |                         |
| Board size            | 101.5           | 114.5                | 11621.75                |
| Remaining copper rate |                 | Conductor thickness  |                         |
| 50 – 95 – 95 – 50%    |                 | 70 – 35 – 35 – 70 μm |                         |

L board (4 layers)

|                       | Board size (mm) |                      | Area (mm <sup>2</sup> ) |
|-----------------------|-----------------|----------------------|-------------------------|
|                       | X               | Y                    |                         |
| Board size            | 90              | 160                  | 14400                   |
| Remaining copper rate |                 | Conductor thickness  |                         |
| 30 – 80 – 80 – 30%    |                 | 35 – 35 – 35 – 35 μm |                         |

### 3. Reference

See the following web site for the overview of package thermal characteristics and electrical characteristics:

<https://www.renesas.com/us/en/support/technical-resources/packaging/characteristic.html>

## Revision History

| Rev. | Issued Date | Page | Description   |
|------|-------------|------|---|
| 0.70 | May.21.2020 | —    | New Release   |
| 1.00 | Sep.30.2020 | 7    | Modify the wrong description in 1.16 Gigabit Ethernet           |
|      |             | 9-15 | Modify the number of fomular                                    |
|      |             | 9    | Add XY XYΨjb,XYΨjt,XYθja  |
|      |             | 10   | θba -> θca, add XY XYΨjb,XYθjb                                  |
|      |             | 11   | Delete XYθjcbot   |
|      |             | 12   | Modify the description for θjb,Ψjb,Ψjmb                         |
|      |             | 13   | Add XY XYΨjt,XYΨjb,XYTb_inc<br>Delete the description for XYΨjt |
|      |             | 14   | Add XY XYΨjb,XYTb_inc<br>Add XYθjb                              |
|      |             | 15   | Add XY XYΨjmb<br>Modify the description for Id_offset           |
|      |             |      |   |

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
  3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
  6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
  10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
  11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).