

R8C/25, R8C/35C Groups

Differences of R8C/25 and R8C/35C Groups

REJ05B1312-0120 Rev.1.20 July 14, 2010

1. Abstract

This document is reference material for identifying differences of the R8C/25 Group and R8C/35C Group.

2. Introduction

This document is applied to the following MCUs:

• Applicable MCU: R8C/25 Group and R8C/35C Group

3. R8C/35C Group Replaces R8C/25 Group

Since the R8C/35C Group is an upward compatible product for the R8C/25 Group, replacing the R8C/25 Group with the R8C/35C Group is easy. For more details, refer to Chapter 4 in this document and to the hardware manual.

3.1 Upward Compatibility of Functions

Additional functions for the R8C/35C Group are shown as follows:

- Add detection level of voltage detection 0 and voltage detection 1 selectable.
- Add DTC (data transfer controller).
- Add the low-speed on-chip oscillator for the watchdog timer.
- Add event input control to timer RA.
- Add timer RC.
- Add A/D trigger generation to modes other than timer RD complementary PWM mode.
- Add one channel of the serial interface (UART2) with clock synchronous serial I/O mode, clock asynchronous serial I/O mode (UART mode), special mode (I²C mode), and multiprocessor communication function.
- Add bus collision detection to the hardware LIN during Synch Break transmission.
- Add repeat mode 1, single sweep mode, and repeat sweep mode to A/D converter operating mode. Add timer RC and external trigger for the A/D conversion start conditions of repeat mode 0. Add AD1 to AD7 to the storage registers for the A/D conversion results.
- Add the D/A converter.
- Add the comparator B.
- Add the data protect function and BGO (BackGroud Operation) function to flash memory. Add two blocks of data flash.

4. Group Differences

4.1 Function and Specification Differences

Table 4.1 and Table 4.6 list differences in the functions and specifications. Refer to 4.2 Pin Function Differences.

Table 4.1 Function and Specification Differences (1) (1)

	Item	R8C/25 Group	R8C/35C Group
Flash memory	ROM/RAM	• 16 KB/1 KB • 24 KB/2 KB • 32 KB/2 KB • 48 KB/2.5 KB • 64 KB/3 KB	 16 KB/1.5 KB 24 KB/2 KB 32 KB/2.5 KB 48 KB/4 KB 64 KB/6 KB 96 KB/8 KB 128 KB/10KB
Reset		Reset source determination function: Not included CPU clock after reset: low-speed on-chip oscillator divided by 8 Flash memory start time of reset sequence: 14 cycles of CPU clock (CPU clock is the low-speed on-chip oscillator divided by 8.)	Reset source determination function: Included CPU clock after reset: low-speed on-chip oscillator no division Flash memory start time of reset sequence: 148 cycles of CPU clock (CPU clock is the low-speed on-chip oscillator no division)
	Voltage detection 0	 Detection voltage cannot be selected. Digital filter function: Included (selectable if the digital filter is included or not.) 	Detection voltage can be selected (four levels). Digital filter function: Not included
Voltage detection circuits	Voltage detection 1	 Detection voltage cannot be selected. Detection edge cannot be selected. Digital filter sampling time: (fOCO-S divided by n) x 4 n: 1, 2, 4, 8 Voltage monitor 1 reset: Included Voltage monitor 1 interrupt: Included (non-maskable interrupt fixed) 	Detection voltage can be selected (16 levels). Detection edge can be selected (one edge or both edges). Digital filter sampling time: (fOCO-S divided by n) x 2 n: 1, 2, 4, 8 Voltage monitor 1 reset: Not included Voltage monitor 1 interrupt: Included (non-maskable interrupt or maskable interrupt can be selected.)
	Voltage detection 2	 Detection edge cannot be selected. Digital filter sampling time: (fOCO-S divided by n) x 4 n: 1, 2, 4, 8 Voltage monitor 2 reset: Included Voltage monitor 2 interrupt: Included (non-maskable interrupt fixed) 	Detection edge can be selected (one edge or both edges). Digital filter sampling time: (fOCO-S divided by n) x 2 n: 1, 2, 4, 8 Voltage monitor 2 reset: Not included Voltage monitor 2 interrupt: Included (non-maskable interrupt or maskable interrupt can be selected.)

Note:

Table 4.2 Function and Specification Differences (2) (1)

Item	R8C/25 Group	R8C/35C Group
I/O ports	 I/O ports: 41 Input ports: 3 Input threshold value cannot be selected. Drive capacity can be controlled (only for port P2). Ports for LED drive: 8 	 I/O ports: 47 Input ports: 1 Input threshold value can be selected. Drive capacity can be controlled. High current drive ports: 47
Clock generation circuits	 Wait control bit (CM30): Not included External clock is input from the XIN pin. CPU clock when exitting wait mode or stop mode cannot be selected. Clock source for fOCO128 depends on the FRA01 bit. fC cannot be selected for the system clock. fC cannot be selected for the peripheral function clock. Low-speed on-chip oscillator for watchdog timer: Not included XIN-XOUT drive capacity can be selected. XCIN-XCOUT drive capacity can be selected. 	Wait control bit (CM30): Included External clock is input from the XOUT pin. CPU clock when exitting wait mode or stop mode can be selected. Clock source for fOCO128 depends on the FRA03 bit. fC can be selected for the system clock. fC can be selected for the peripheral function clock. Low-speed on-chip oscillator for watchdog timer: Included XIN-XOUT drive capacity cannot be selected. XCIN-XCOUT drive capacity cannot be selected.
High-speed on- chip oscillator	 No correction value for 32 MHz Frequency correction data every supply voltage range: Necessary 	Correction value for 32 MHz Frequency correction data every supply voltage range: Not necessary
Interrupts	 Interrupt sources: 26 External interrupt inputs: 8 (INT x 4, key input x 4) 	Interrupt sources: 36 External interrupt inputs: 9 (INT x 5, key input x 4)
Watchdog timer	 Underflow period cannot be selected. Refresh acknowledgement period cannot be selected. 15 bits x 1 channel 	Underflow period can be selected (four steps). Refresh acknowledgement period can be selected (four steps). 14 bits x 1 channel
DTC (data transfer control)	Not included	Included

Table 4.3 Function and Specification Differences (3) (1)

ľ	tem	R8C/25 Group	R8C/35C Group
	Count source	fC cannot be selected.	fC can be selected.
Timer RA	-	Event input control function: Not included	Event input control function: Included
Timer RC		Not included	Included
	Count source	fOCO-F cannot be selected. fC2 cannot be selected.	fOCO-F can be selected. fC2 can be selected.
	_	Module operation enable bit (MSTTRD bit): Not included	Module operation enable bit (MSTTRD bit): Included
Timer RD	Output compare function	A/D trigger is not generated.	A/D trigger generation can be selected.
Timer KD	PWM mode	A/D trigger is not generated.	A/D trigger generation can be selected.
	Reset synchronous PWM mode	A/D trigger is not generated.	A/D trigger generation can be selected.
	PWM3 mode	A/D trigger is not generated.	A/D trigger generation can be selected.
Timer RE (real-time clock mode)	TREO pin output function	Either f2, f4, or f8 is output	Either f2, f4, f8, fC, or 1 Hz is output
Timer RE (output compare mode)	TREO pin output function	Either f2, f4, f8, or compare output is output	Either f2, f4, f8, fC, or compare output is output
Serial interface (UART0)	Count source	fC cannot be selected.	fC can be selected.
Serial interface (UART1)	Count source	fC cannot be selected.	fC can be selected.
Serial interface (U	ART2)	Not included	Included
Clock synchronous (synchronous serial communication un	al	Module operation enable bit (MSTIIC bit): Not included Transfer data length: 8 bits fixed Transmit/receive data register length: 8 bits	Module operation enable bit (MSTIIC bit): Included Transfer data length: 8 bits to 16 bits can be selected. Transmit/receive data register length: 16 bits
Clock synchronou (I ² C bus interface)		Module operation enable bit (MSTIIC bit): Not included Transfer rate double or half cannot be selected. SDA digital delay: Not included	Module operation enable bit (MSTIIC bit): Included Transfer rate double or half can be selected. SDA digital delay: Included (three steps)

- 1. Refer to the hardware manual for details and electrical characteristics.
- 2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

Table 4.4 Function and Specification Differences (4) (1)

	Item	R8C/25 Group	R8C/35C Group
Hardware L	LIN	Bus collision during Sync Break transmission cannot be detected.	Bus collision during Sync Break transmission can be detected. (Enable/ disable can be switched.)
	Operating mode	One-shot mode Repeat mode	 One-shot mode Repeat mode 0 Repeat mode 1 Single sweep mode Repeat sweep mode
	A/D conversion start condition	Software trigger Timer RD	Software triggerTimer RCTimer RDExternal trigger
A/D	Storage register for A/D conversion result	One register	Eight registers
converter	Operating clock (φAD)	• f1, f2, f4, and fOCO-F • Maximum 10 MHz	• fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD = f1 or fOCO-F) • Maximum 20 MHz
	Conversion rate (2)	33 ¢AD cycles	Minimum 44 φAD cycles
	Other functions	 Sample and hold function included or not included: Can be selected On-chip reference voltage: Not included A/D open-circuit detection assist function: Not included 	Sample and hold function included: Fixed On-chip reference voltage: Included (3) A/D open-circuit detection assist function: Included
D/A conver		Not included	Included
Comparato	r B	Not included	Included

- 1. Refer to the hardware manual for details and electrical characteristics.
- 2. Conversion rate is for one-shot mode, 10-bit resolution, and the sample and hold function
- 3. Any variation in VREF can be confirmed using the on-chip reference voltage.

Table 4.5 Function and Specification Differences (5) (1)

Item	R8C/25 Group	R8C/35C Group
Flash memory	 Size 8 KB/16 KB/32 KB per one block of program ROM Data flash area: 1 KB x 2 blocks Data protect function: Not included BGO function: Not included Erase/write error: Interrupts not included Flash access error: Interrupts not included Flash ready status: Interrupts not included Areas in which a rewrite control program can be executed in EW0 mode: Transfer to any area other than the flash memory before executing. Mode after program or erase in EW0 mode: Read status register mode Rewrite control for program ROM area: Each block can be controlled by the blocks 0/block 1 rewrite disable bit (FMR15 and FMR16) Rewrite control for data flash area: Each block cannot be controlled. CPU clock limit of EW0 mode: 5 MHz or below Program suspend function: Included Read status register command: Included Lock bit program command: Not included Read lock bit status command: Not included Block blank check command: Not included Block blank check command: Not included 	 Size 4 KB/8 KB/16 KB/32 KB per one block of program ROM Data flash area: 1 KB x 4 blocks Data protect function: Included BGO function: Included Erase/write error: Interrupts included Flash access error: Interrupts included Flash ready status: Interrupts included Areas in which a rewrite control program can be executed in EW0 mode: The program can be executed in the program ROM area when rewriting the data flash area. Modes after program or erase in EW0 mode: Read array mode Rewrite control for program ROM area: Each block can be controlled by the lock bit disable select bit (FMR13) and software command. Rewrite control for data flash area: Each block can be controlled by the data flash block A, block B, block C, block D rewrite disable bit (FMR14, FMR15, FMR16, FMR17). CPU clock limit of EW0 mode: 20 MHz or below Program suspend function: Not included Read status register command: Not included Read lock bit status command: Included Read lock bit status command: Included Block blank check command: Included Block blank check command: Included

Table 4.6 Function and Specification Differences (6) (1)

Item	R8C/25 Group	R8C/35C Group
Supply voltage	 VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) 	• VCC = 2.7 to 5.5 V (f(XIN) = 20 MHz) • VCC = 1.8 to 5.5 V (f(XIN) = 5 MHz)
Low current consumption	 Typical 10 mA (VCC = 5 V, f(XIN) = 20 MHz) Typical 6 mA (VCC = 3 V, f(XIN) = 10 MHz) Typical 2.0 μA (VCC = 3 V, wait mode) (f(XCIN) = 32 kHz) Typical 0.7 μA (VCC = 3 V, stop mode) 	 Typical 6.5 mA (VCC = 5 V, f(XIN) = 20 MHz) Typical 3.5 mA (VCC = 3 V, f(XIN) = 10 MHz) Typical 3.5 μA (VCC = 3 V, wait mode) (f(XCIN) = 32 kHz) Typical 2.0 μA (VCC = 3 V, stop mode)
Package	52-pin molded-plastic LQFP 64-pin molded-plastic FLGA	• 52-pin LQFP

4.2 Pin Function Differences

Table 4.7 to Table 4.8 list the pin function differences.

Table 4.7 Pin Function Differences (1)

Pin Name	R8C/25 Group	R8C/35C Group
INT1	P1_7,P1_5	P3_6,P3_2,P2_0,P1_7,P1_5
INT2	P6_6	P6_6,P3_2
ĪNT3	P6_7	P6_7,P3_3
INT4	_	P6_5
TRAIO	P1_7,P1_5	P3_2,P1_7,P1_5
TRAO	P3_0	P5_6,P3_0,P3_7
TRBO	P3_1	P3_1,P1_3
TRCCLK	_	P3_3,P1_4
TRCIOA	_	P1_1,P0_2,P0_1,P0_0
TRCIOB	_	P6_5,P2_0,P1_2,P0_5,P0_4,P0_3
TRCIOC	_	P6_6,P3_4,P2_1,P1_3,P0_7
TRCIOD	_	P6_7,P3_5,P2_2,P1_0,P0_6
TRCTRG	_	P1_1,P0_2,P0_1,P0_0
TRDIOB0	P2_1	P2_2
TRDIOC0	P2_2	P2_1
TREO	P6_0	P6_0,P0_4
CLK1	P6_5	P6_5,P6_2,P0_3
RXD1	P6_7	P6_4,P0_2
TXD1	P6_6	P6_3,P0_1
CLK2	_	P6_5,P3_5
RXD2	_	P4_5,P3_7,P3_4
TXD2	_	P6_6,P3_7,P3_4
CTS2	_	P3_3
RTS2	_	P3_3
SDA	P3_4	P3_7
SCL2	_	P4_5,P3_7,P3_4
SDA2	_	P6_6,P3_7,P3_4
SSI	P3_3	P3_4
SCS	P3_4	P3_3

Table 4.8 Pin Function Differences (2)

Pin Name	R8C/25 Group	R8C/35C Group
ADTRG	_	P4_5
DA0	_	P0_6
DA1	_	P0_7
IVCMP1	-	P1_7
IVCMP3	-	P3_3
IVREF1	-	P1_6
IVREF3	-	P3_4

4.3 SFR Differences

Table 4.9 to Table 4.13 list the differences in the SFRs.

Table 4.9 SFR Differences (1)

R8C/25 Group	R8C/35C Group	Remarks
_	RSTFR	
_	CMPA	
_	VCAC	
VCA1	VCA1	Allocation addresses are different.
VCA2	VCA2	Allocation addresses are different.
_	VD1LS	
VW0C	VW0C	Reset values are different.Bits 1, 4 to 7 deleted.
VW1C	VW1C	Reset values are different.Bit 6 deleted.Allocation addresses are different.
VW2C	VW2C	 Reset values are different. Bit 6 deleted. Allocation addresses are different.
P3	P3	Bits 2 and 6 added.
PD3	PD3	Bits 2 and 6 added
PD4	PD4	Bits 6 and 7 added
_	P5	
_	PD5	
PMR	-	Bit 4 moved to bits 0 to 5 in U1SR and functions changed. Bit 7 moved to bit 0 in SSUIICSR.
_	TRASR	
_	TRBRCSR	
_	TRCPSR0	
_	TRCPSR1	
_	TRDPSR0	
_	TRDPSR1	
_	TIMSR	
_	U0SR	
U1SR	U1SR	Allocation addresses and functions are different.
_	U2SR0	
_	U2SR1	
_	SSUIICSR	
_	INTSR	
_	PINSR	
PUR0	PUR0	Bits 6 and 7 functions changed and allocation addresses are different.
PUR1	PUR1	Reset values are different. Bit 1 functions changed. Allocation addresses are different

Table 4.10 SFR Differences (2)

R8C/25 Group	R8C/35C Group	Remarks
_	P1DRR	
P2DRR	P2DRR	Allocation addresses are different.
_	DRR0	
_	DRR1	
_	VLT0	
_	VLT1	
СМО	СМО	Reset values are different.Bits 3 and 7 functions changed.
CM1	CM1	Bit 5 added.
_	CM3	
FRA0	FRA0	Bit 3 added.
_	FRA3	
FRA4	FRA4	Functions are different.
_	FRA5	
FRA6	FRA6	Functions are different.
FRA7	FRA7	Functions and allocation addresses are different.
PRCR	PRCR	Bits 0 and 3 functions changed.
_	FMRDYIC	
_	TRCIC	
_	S2TIC	
_	S2RIC	
_	U2BCNIC	
-	VCMP1IC	
_	VCMP2IC	
_	INT4IC	
INTEN	INTEN	Allocation addresses are different.
-	INTEN1	
INTF	INTF	Allocation addresses are different.
-	INTF1	
KIEN	KIEN	Allocation addresses are different.
AIER	AIER0	 Register name changed and allocation addresses are different. Bit 1 functions moved to bit 0 in AIER1.
-	AIER1	
RMAD0	RMAD0	Allocation addresses are different and reset values are different.
RMAD1	RMAD1	Allocation addresses are different and reset values are different.
WDC	WDTC	Reset values are different.Register name changed and bit 5 added.

Table 4.11 SFR Differences (3)

R8C/25 Group	R8C/35C Group	Remarks
	DTCTL	
_	DTCEN0	
_	DTCEN1	
_	DTCEN2	
_	DTCEN3	
_	DTCEN5	
_	DTCEN6	
_	DTCD0	
_	DTCD1	
_	DTCD2	
_	DTCD3	
_	DTCD4	
_	DTCD5	
_	DTCD6	
_	DTCD7	
_	DTCD8	
_	DTCD9	
_	DTCD10	
_	DTCD11	
_	DTCD12	
_	DTCD13	
_	DTCD14	
_	DTCD15	
_	DTCD16	
_	DTCD17	
_	DTCD18	
_	DTCD19	
-	DTCD20	
-	DTCD21	
-	DTCD22	
-	DTCD23	
TRAIOC	TRAIOC	 Bit 3 functions changed. Bit 3 functions moved to bits 0 and 1in TRASR, and bits 1 to 3 in INTSR. Bits 6 and 7 added.
TRAMR	TRAMR	Functions added to bits 4 to 6.
_	MSTCR	
_	TRCMR	
_	TRCCR1	
_	TRCIER	
_	TRCIOR0	
_	TRCIOR1	
_	TRC	
_	TRCGRA	
_	TRCGRB	
_	TRCGRC	
_	TRCGRD	
-	TRCCR2	

Table 4.12 SFR Differences (4)

TRDCR0 TRDCR1 TRECSR U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB	TRCDF TRCOER TRCADCR TRDECR TRDCR0 TRDCR1 TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1 U1RB	Bits 0 to 2 functions added. Bits 0 to 2 functions added. Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
TRDCR0 TRDCR1 TRECSR U0C01 U1MR U1BRG U1C0 U1C1 U1RB	TRCADCR TRDECR TRDCR0 TRDCR1 TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bits 0 to 2 functions added. Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
TRDCR0 TRDCR1 TRECSR U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB	TRDECR TRDCR0 TRDCR1 TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bits 0 to 2 functions added. Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
TRDCR0 TRDCR1 TRECSR U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB	TRDCR0 TRDCR1 TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bits 0 to 2 functions added. Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
TRDCR1 TRECSR U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB	TRDCR1 TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bits 0 to 2 functions added. Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
TRECSR U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB	TRECSR U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bit 4 added and bits 5 and 6 functions added. Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
U0C01 U1MR U1BRG U1TB U1C0 U1C1 U1RB -	U0C1 U1MR U1BRG U1TB U1C0 U1C1	Bits 0 and 1 functions added. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
U1MR U1BRG U1TB U1C0 U1C1 U1RB -	U1MR U1BRG U1TB U1C0 U1C1	Allocation addresses are different. Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
U1BRG U1TB U1C0 U1C1 U1RB -	U1BRG U1TB U1C0 U1C1	Allocation addresses are different. Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
U1TB U1C0 U1C1 U1RB -	U1TB U1C0 U1C1	Allocation addresses are different. Allocation addresses are different and bits 0 and 1 functions added.
U1C0 U1C1 U1RB -	U1C0 U1C1	Allocation addresses are different and bits 0 and 1 functions added.
U1C1 U1RB - -	U1C1	
U1RB - -		
-	IIIRR	Allocation addresses are different.
_	OTAD	Allocation addresses are different.
	U2MR	
İ	U2BRG	
_	U2TB	
_	U2C0	
_	U2C1	
_	U2RB	
_	URXDF	
_	U2SMR	
_	U2SMR2	
_	U2SMR3	
_	U2SMR4	
_	U2SMR5	
_	SSBR	
SSTDR/ICDRT	SSTDR/ICDRT	CCTDD register sizes and allocation addresses are different
_	SSTDRH	SSTDR register sizes and allocation addresses are different.
SSRDR/ICDRR	SSRDR/ICDRR	CCDDD register sizes and allocation addresses and allocation addresses and allocation and allocation addresses and addresses addresses and addresses addresses and addresses and addresses and addr
_	SSRDRH	SSRDR register sizes and allocation addresses are different.
SSCRH/ICCR1	SSCRH/ICCR1	Allocation addresses are different.
SSCRL/ICCR2	SSCRL/ICCR2	Allocation addresses are different.
	SSMR/ICMR	 Reset values are different. Allocation addresses are different and bit 3 added (SSMR only).
SSMR2/SAR	SSMR2/SAR	Allocation addresses are different.
	SSER/ICIER	Allocation addresses are different.
	SSSR/ICSR	Allocation addresses are different.
	LINCR2	

Table 4.13 SFR Differences (5)

R8C/25 Group	R8C/35C Group	Remarks
_	OCVREFCR	
AD	AD0	Register name changed.
_	AD1	
_	AD2	
_	AD3	
_	AD4	
_	AD5	
_	AD6	
_	AD7	
_	ADMOD	
_	ADINSEL	
ADCON0	ADCON0	 Bits 0 to 2 functions moved to bits 0 to 2 in ADINSEL. Bit 3 functions moved to bits 3 to 5 in ADMOD and functions added. Bit 4 functions moved to bits 6 and 7 in ADINSEL and functions added. Bit 6 functions moved to bit 0. Bit 7 functions moved to bits 0 to 2 in ADMOD and functions added.
ADCON1	ADCON1	 Bit 0 added. Bit 3 functions moved to bit 4. Bit 4 functions moved to bits 0 to 2 in ADMOD and functions added. Bit 5 symbol name changed. Bits 6 and 7 added.
ADCON2	-	
_	DA0	
_	DA1	
_	DACON	
_	INTCMP	
_	FST	
FMR0	FMR0	 Reset values are different. Bit 0 functions moved to bit 7 in FST. Bit 2 functions changed. Bits 4 and 5 added. Bit 6 functions moved to bit 4 in FST. Bit 6 functions chagned. Bit 7 functions moved to bit 5 in FST. Bit 7 functions changed. Allocation addresses are different.
FMR1	FMR1	 Bit 1 functions moved to bit 2 in FMR0. Bits 3, 4, and 7 added. Bits 5 and 6 functions changed.
FMR4	FMR2	Bits 0 and 2 functions changed.Bits 3, 4, and 6 deleted.

Table 4.14 Option Function Select Area Differences (1)

R8C/25 Group	R8C/35C Group	Remarks
OFS	OFS	Bits 4 added and bit 5 functions changed.Bits 5 functions moved to bit 6.
-	OFS2	

1. The option function select area is allocated in the flash memory, not in the SFRs.

4.4 Interrupt Vector Differences

Table 4.15 lists the differences in the relocatable vector table.

Table 4.15 Relocatable Vector Table Differences

Software Interrupt Number	R8C/25 Group Interrupt Source	R8C/35C Group Interrupt Source
1	-	Flash memory ready
2	_	ĪNT4
11	-	UART2 transmit/NACK2
12	-	UART2 receive/ACK2
30	-	UART2 bus collision detection
50	-	Voltage monitor 1
51	_	Voltage monitor 2

5. Reference Document

R8C/25 Group Hardware Manual Rev.3.00 R8C/35C Group Hardware Manual Rev.0.10

(Use the most recent version of the document on the Renesas Electronics website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Electronics website.)

Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

REVISION HISTORY	R8C/25, R8C/35C Groups
REVISION HISTORY	Differences of R8C/25 and R8C/35C Groups

Rev.	Date	Description	
		Page	Summary
1.00	Oct 27, 2009	_	First Edition issued
1.10	June 24, 2010	3 Number of interrupt sources changed	
1.20	July 14, 2010	5	A/D conversion rate for R8C/35C Group changed

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.