

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## H8S/2400 Series

### SCI Asynchronous Serial Data Transmit/Receive

#### Introduction

This application note presents a simultaneous transmit/receive serial data transmission operation for 8 frames (8 bytes) of data that uses the serial communications interface (SCI) in asynchronous mode.

Since the transmission block and reception block are independent within the SCI module, full-duplex communication can be performed. Also, since both the transmission block and reception block have a double buffered structure, continuous transmit/receive operations are possible by writing the next transmit data during transmission and by reading the previous frame during reception.

#### Target Devices

- H8S/2472, H8S/2463, H8S/2462 Group

#### Preface

This program can be used with other H8S Family MCUs that have the same internal I/O registers as the devices on which operation has been confirmed. Check the latest version of the manual for any additions and modifications to functions.

Careful evaluation is recommended before using this application note.

#### Contents

|                               |    |
|-------------------------------|----|
| 1. Specifications.....        | 2  |
| 2. Applicable Conditions..... | 2  |
| 3. Functions Used.....        | 3  |
| 4. Operation.....             | 5  |
| 5. Software .....             | 6  |
| 6. Reference Documents .....  | 24 |


## 1. Specifications

This application note presents a program that transmits and receives 8 frames (8 bytes) of data at the same time, verifies the received data consistency, and outputs a high level from port A0 (PA0) if the data is normal.

Figure 1 presents an overview of the operation presented in this application note. The detailed specifications are as follows.

- Of the two SCI channels (SCI\_1 and SCI\_3) SCI\_1 is used.
- Eight frames (8 bytes) of data are received and transmitted at the same time in asynchronous mode.
- The communication format is 8 bits, no parity, and one stop bit.
- The baud rate is set to 38,400 bps.
- The test data is set to be the ASCII codes for "R", "E", "N", "E", "S", "A", and "S".

Note: The transmitted and received used in this application note are the same.



**Figure 1 Asynchronous Serial Data Simultaneous Transmit/Receive Operation Overview**

## 2. Applicable Conditions


**Table 1 Applicable Conditions**

| Item                               | Description  |
|------------------------------------|--|
| Operating frequency                | Input clock: 8 MHz<br>System clock ( $\phi$ ): 32 MHz (8 MHz clock multiplied by 4)          |
| Operating voltage                  | 3.3V   |
| Operating mode                     | Mode 2 ( $\overline{MD2} = 1, MD1 = 1$ )   |
| Integrated development environment | High-performance Embedded Workshop (HEW) Ver.4.04.01   |
| Evaluation board                   | Renesas Technology<br>R0K402472D000BR  |
| C/C++ compiler                     | Renesas Technology<br>H8S,H8/300 C/C++ Compiler (V.6.02.01.000)                              |
| Compiler options                   | -cpu=2600A:24 -optimize=0  |
| Optimizing linkage editor          | Renesas Technology<br>Optimizing Linkage Editor (V.9.04.01.000)                              |
| Linker options                     | -start = PResetPRG,PIntPRG/0400,<br>P,C,C\$DSEC,C\$BSEC,D/0800,<br>B,R/OFF0800,<br>S/OFF9600 |

### 3. Functions Used

#### 3.1 Operation in Asynchronous Mode

Figure 2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer and reception.




**Figure 2 Data Format in Asynchronous Communication  
(Example with 8-Bit Data, Parity, Two Stop Bits)**

#### 3.2 Serial Data Transmission (Asynchronous Mode)

Figure 3 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in the serial status register (SSR), and if it is cleared to 0, recognizes that data has been written to the transmit data register (TDR), and transfers the data from TDR to the transmit shift register (TSR).
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in the serial control register (SCR) is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
3. Data is sent from the transmit data output (TxD) pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks the TDRE flag at the timing for sending the stop bit.
5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.




**Figure 3 Example of Operation in Transmission in Asynchronous Mode  
(Example with 8-Bit Data, Parity, One Stop Bit)**

### 3.3 Serial Data Reception (Asynchronous Mode)

Figure 4 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in the receive shift register (RSR), and checks the parity bit and stop bit.
2. If an overrun error (when reception of the next data is completed while the RDRF flag in the serial status register (SSR) is still set to 1) occurs, the OREER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the receive data register (RDR). The RDRF flag remains to be set to 1.
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.



**Figure 4 Example of Operation in Reception in Asynchronous Mode  
(Example with 8-Bit Data, Parity, One Stop Bit)**

4. Operation

Figure 5 shows the asynchronous mode transmit/receive operation described in this application note.




Figure 5 Asynchronous Mode Serial Data Transmit/Receive Operation

## 5. Software

### 5.1 Signal Constants

**Table 2 Signal Constants**

| Constant | Setting | Description                     | Functions                           |
|----------|---------|---------------------------------|-------------------------------------|
| FIXSCI   | 8       | Serial communication data count | main,<br>init_SCI,<br>INT_SCI1_TXI1 |

### 5.2 ROM Variables

**Table 3 ROM Variables**

| Type                | Variable     | Setting | Description         | Functions              |
|---------------------|--------------|---------|---------------------|------------------------|
| const unsigned char | SCI_dataT[0] | H'52    | Transmission data 1 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[1] | H'45    | Transmission data 2 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[2] | H'4E    | Transmission data 3 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[3] | H'45    | Transmission data 4 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[4] | H'53    | Transmission data 5 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[5] | H'41    | Transmission data 6 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[6] | H'53    | Transmission data 7 | main,<br>INT_SCI1_TXI1 |
|                     | SCI_dataT[7] | H'2E    | Transmission data 8 | main,<br>INT_SCI1_TXI1 |



### 5.3 RAM Variables

**Table 4 RAM Variables**

| Type          | Variable     | Description                          | Functions                           |
|---------------|--------------|--------------------------------------|-------------------------------------|
| unsigned char | USER_error   | Error detection count counter        | main,<br>INT_SCI1_ERI1              |
| unsigned char | SCI_dataR[ ] | SCI receive data storage destination | main,<br>init_SCI,<br>INT_SCI1_RXI1 |
| unsigned char | SCI_cntT     | SCI transmit counter                 | main,<br>init_SCI,<br>INT_SCI1_TXI1 |
| unsigned char | SCI_cntR     | SCI receive counter                  | main,<br>init_SCI,<br>INT_SCI1_RXI1 |

### 5.4 Functions

**Table 5 Functions**

| Function Name | Description  |
|---------------|--|
| PowerOn_Reset | <ul style="list-style-type: none"> <li>Initialization function<br/>Initializes the stack pointer (SP), sets interrupt mask bits, sets up uninitialized and initialized data, and calls the main function.</li> </ul> |
| main          | <ul style="list-style-type: none"> <li>Main function<br/>Calls the init_CPU and init_SCI functions.</li> </ul>   |
| init_CPU      | <ul style="list-style-type: none"> <li>I/O register initialization function<br/>Initializes the registers.</li> </ul>  |
| init_SCI      | <ul style="list-style-type: none"> <li>SCI initialization function<br/>Sets the SCI communication mode and starts operation.</li> </ul>  |
| INT_SCI1_RXI1 | <ul style="list-style-type: none"> <li>Receive data full interrupt handler<br/>Manages storage of the receive data and the reception event count.</li> </ul>   |
| INT_SCI1_TXI1 | <ul style="list-style-type: none"> <li>Transmit data empty interrupt handler<br/>Manages setting up the transmit data and the transmission event count.</li> </ul>   |
| INT_SCI1_ERI1 | <ul style="list-style-type: none"> <li>Receive error interrupt handler<br/>Manages the overrun and framing error detection counts.</li> </ul>  |

## 5.5 Function Descriptions

### 5.5.1 PowerON\_Reset Function

(1) Function overview

The PowerON\_Reset function initializes the stack pointer (SP), prepares the embedded functions and standard library functions, sets the interrupt mask bits, and sets up the uninitialized and initialized data. Then it calls the main function.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

None

(5) Flowchart




Figure 6 Flowchart (PowerON\_Reset)

### 5.5.2 main Function

(1) Function overview

The main function calls the `init_CPU` and `init_SCI` functions. Also, after the serial transmit/receive operation completes, it verifies the transmit and receive counts, compares and evaluates the data, and outputs the result from PA0.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Port A Output Data Register (PAODR) - Number of bits: 8 bits, Address: H'FFFFAA

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 0   | PA0ODR   | 0/1       | R/W | Holds the output data for pins used as general-purpose output ports. |

(5) Flowchart




Figure 7 Flowchart (main)

### 5.5.3 init\_CPU Function

(1) Function overview

The init\_CPU function initializes the system clock settings and the CPU operating mode.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Standby Control Register (SBYCR) - Number of bits: 8 bits, Address: H'FFFF84

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 2   | SCK2     | 0         | R/W | System Clock Select 2 to 0   |
| 1   | SCK1     | 0         | R/W | Select a clock for the bus master in high-speed mode or medium-speed mode.   |
| 0   | SCK0     | 0         | R/W | 000: High-speed mode<br>001: Medium-speed clock: $\phi/2$<br>010: Medium-speed clock: $\phi/4$<br>011: Medium-speed clock: $\phi/8$<br>100: Medium-speed clock: $\phi/16$<br>101: Medium-speed clock: $\phi/32$<br>11x: Must not be set. |

Legend:

x: Don't care

- Mode Control Register (MDCR) - Number of bits: 8 bits, Address: H'FFFFC5

| Bit | Bit Name | Set Value | R/W | Descriptions  |
|-----|----------|-----------|-----|---|
| 7   | EXPE     | 0         | R/W | Extended Mode Enable<br>Specifies extended mode.<br>0: Single-chip mode<br>1: Extended mode |


- Port A Data Direction Register (PADDDR) - Number of bits: 8 bits, Address: H'FFFFAB

| Bit | Bit Name | Set Value | R/W | Descriptions  |
|-----|----------|-----------|-----|---|
| 0   | PA0DDR   | 1         | W   | When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.<br>As the address of this register is the same as that of Port A Input Data Register (PAPIN), reading from this register indicates the state of port A. |

- Port A Output Data Register (PAODR) - Number of bits: 8 bits, Address: H'FFFFAA

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 0   | PA0ODR   | 0         | R/W | Holds the output data for pins used as general-purpose output ports. |

(5) Flowchart



**Figure 8 Flowchart (init\_CPU)**

### 5.5.4 init\_SCI Function

(1) Function overview

The init\_SCI function initializes the receive data and the SCI module.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Module Stop Control Register L (MSTPCRL) - Number of bits: 8 bits, Address: H'FFFF87

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 6   | MSTP6    | 0         | R/W | Serial communications interface 1 (SCI_1)<br>1: The module switches to module stop mode at the point the bus cycle completes.<br>0: Module stop mode is cleared and operation restarts at the point the bus cycle completes. |

- Serial Mode Register\_1 (SMR\_1) - Number of bits: 8 bits, Address: H'FFFE98

| Bit | Bit Name     | Set Value | R/W | Descriptions  |
|-----|--------------|-----------|-----|---|
| 7   | C/A          | 0         | R/W | Communication Mode<br>0: Asynchronous mode<br>1: Clock synchronous mode   |
| 6   | CHR          | 0         | R/W | Character Length (enabled only in asynchronous mode)<br>0: Selects 8 bits as the data length.<br>1: Selects 7 bits as the data length. LSB-first is fixed and the MSB of TDR is not transmitted in transmission.  |
| 5   | PE           | 0         | R/W | Parity Enable (enabled only in asynchronous mode)<br>When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting. |
| 4   | O/ $\bar{E}$ | 0         | R/W | Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)<br>0: Selects even parity.<br>1: Selects odd parity.   |
| 3   | STOP         | 0         | R/W | Stop Bit Length (enabled only in asynchronous mode)<br>Selects the stop bit length in transmission.<br>0: 1 stop bit<br>1: 2 stop bits  |
| 2   | MP           | 0         | R/W | Multiprocessor Mode (enabled only in asynchronous mode)<br>When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/ $\bar{E}$ bit settings are invalid in multiprocessor mode.  |
| 1   | CKS1         | 0         | R/W | Clock Select 1 and 0<br>These bits select the clock source for the baud rate generator.<br>00: $\phi$ clock (n = 0)<br>01: $\phi/4$ clock (n = 1)<br>10: $\phi/16$ clock (n = 2)<br>11: $\phi/64$ clock (n = 3)   |
| 0   | CKS0         | 0         | R/W |   |



- **Bit Rate Register\_1 (BBR\_1)** - Number of bits: 8 bits, Address: H'FFFE99  
The bit rate register (BBR\_1) is an 8-bit register that sets the transmit/receive bit rate to match the baud rate register's operating clock selected by CKS1 and CKS0 in SMR\_1. Since the SCI module has an independent baud rate register for each channel, different bit rates can be set for each channel. The initial value of BRR is H'FF and it can be read from or written to by the CPU at all times.

Table 6 lists sample settings for BRR in asynchronous mode.

**Table 6 BRR Setting Examples for Specific Bit Rates**

| Bit Rate (bit/s) | Operating frequency $\phi = 32$ MHz |     | Error (%) |
|------------------|-------------------------------------|-----|-----------|
|                  | n                                   | N   |           |
| 4800             | 0                                   | 207 | 0.16      |
| 9600             | 0                                   | 103 | 0.16      |
| 19200            | 0                                   | 51  | 0.16      |
| 31250            | 0                                   | 31  | 0.00      |
| 38400            | 0                                   | 25  | 0.16      |

Notes: n: Determined by the SMR\_1 CKS1 and CKS0 settings. When CKS1 and CKS0 are both 0, n will be 1.

N: The BRR setting.

See the hardware manual for details on these settings.

- Serial Control Register\_1 (SCR\_1) - Number of bits: 8 bits, Address: H'FFFE9A

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 7   | TIE      | 1         | R/W | Transmit Interrupt Enable<br>When this bit is set to 1, a TXI interrupt request is enabled.  |
| 6   | RIE      | 1         | R/W | Receive Interrupt Enable<br>When this bit is set to 1, RXI and ERI interrupt requests are enabled.   |
| 5   | TE       | 1         | R/W | Transmit Enable<br>When this bit is set to 1, transmission is enabled.   |
| 4   | RE       | 1         | R/W | Receive Enable<br>When this bit is set to 1, reception is enabled.   |
| 3   | MPIE     | 0         | R/W | Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)<br>When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. |
| 2   | TEIE     | 0         | R/W | Transmit End Interrupt Enable<br>When this bit is set to 1, a TEI interrupt request is enabled.  |
| 1   | CKE1     | 0         | R/W | Clock Enable 1 and 0   |
| 0   | CKE0     | 1         | R/W | These bits select the clock source and SCK pin function.<br>Asynchronous mode:<br>00: Internal clock<br>01: Internal clock<br>1x: External clock<br>Clock synchronous mode:<br>0x: Internal clock<br>1x: External clock  |

Legend:

x: Don't care

- Smart Card Mode Register\_1 (SCMR\_1) - Number of bits: 8 bits, Address: H'FFFE9E

| Bit    | Bit Name | Set Value | R/W | Descriptions  |
|--------|----------|-----------|-----|---|
| 7 to 4 | —        | 1         | R   | Reserved<br>These bits are always read as 1 and cannot be modified.   |
| 3      | SDIR     | 0         | R/W | Smart Card Data Transfer Direction<br>Selects the serial/parallel conversion format.<br>0: TDR contents are transmitted with LSB-first.<br>Stores receive data as LSB first in RDR.<br>1: TDR contents are transmitted with MSB-first.<br>Stores receive data as MSB first in RDR.<br>The SDIR bit is valid only when the 8-bit data format is used for transmission/reception; when the 7-bit data format is used, data is always transmitted/received with LSB-first. |
| 2      | SINV     | 0         | R/W | Smart Card Data Invert<br>Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit. When the parity bit is inverted, invert the O/ $\bar{E}$ bit in SMR.<br>0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR.<br>1: TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR.   |
| 1      | —        | 1         | R   | Reserved<br>This bit is always read as 1 and cannot be modified.  |
| 0      | SMIF     | 0         | R/W | Smart Card Interface Mode Select<br>When this bit is set to 1, smart card interface mode is selected.<br>0: Normal asynchronous or clock synchronous mode<br>1: Smart card interface mode   |

(5) Flowchart




Figure 9 Flowchart (init\_SCI)

5.5.5 INT\_SCI1\_RXI1 Function

(1) Function overview

The INT\_SCI1\_RXI1 function stores the RDR receive data, determines whether or not reception has completed, and clears the RDRF flag.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Serial Status Register\_1 (SSR\_1) - Number of bits: 8, Address: H'FFFE9C

| Bit | Bit Name | Set Value | R/W    | Descriptions  |
|-----|----------|-----------|--------|---|
| 6   | RDRF     | 0/1       | R/(W)* | <p>Receive Data Register Full</p> <p>Indicates that receive data is stored in RDR.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When serial reception ends normally and receive data is transferred from RSR to RDR</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When an RXI interrupt request is issued allowing DTC to read data from RDR</li> </ul> <p>The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.</p> |

Note: \* Only 0 can be written to clear the flag.

- Receive Data Register\_1 (RDR\_1) - Number of bits: 8, Address: H'FFFE9D

Receive data register (RDR\_1) is an 8-bit register that holds receive data. When one frame of data has been received, the receive data is transferred from RSR to this register making it possible for RSR to accept the next receive data.

(5) Flowchart




Figure 10 Flowchart (INT\_SCI1\_RXI1)

### 5.5.6 INT\_SCI1\_TXI1 Function

(1) Function overview

The INT\_SCI1\_TXI1 function stores the transmit data in TDR, determines whether or not the data to be transmitted has been completed, and clears the TDRE flag.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Serial Status Register\_1 (SSR\_1) - Number of bits: 8, Address: H'FFFE9C

| Bit | Bit Name | Set Value | R/W    | Descriptions   |
|-----|----------|-----------|--------|--|
| 7   | TDRE     | 0/1       | R/(W)* | Transmit Data Register Empty<br>Indicates whether TDR contains transmit data.<br>[Setting conditions] <ul style="list-style-type: none"> <li>• When the TE bit in SCR is 0</li> <li>• When data is transferred from TDR to TSR and TDR is ready for data write</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>• When 0 is written to TDRE after reading TDRE = 1</li> <li>• When a TXI interrupt request is issued allowing DTC to write data to TDR</li> </ul> |

Note: \* Only 0 can be written to clear the flag.

- Serial Control Register\_1 (SCR\_1) - Number of bits: 8, Address: H'FFFE9A

| Bit | Bit Name | Set Value | R/W | Descriptions   |
|-----|----------|-----------|-----|--|
| 7   | TIE      | 0         | R/W | Transmit Interrupt Enable<br>When this bit is set to 1, a TXI interrupt request is enabled.  |
| 6   | RIE      | 0/1       | R/W | Receive Interrupt Enable<br>When this bit is set to 1, RXI and ERI interrupt requests are enabled.   |
| 5   | TE       | 0/1       | R/W | Transmit Enable<br>When this bit is set to 1, transmission is enabled.   |
| 4   | RE       | 0/1       | R/W | Receive Enable<br>When this bit is set to 1, reception is enabled.   |
| 3   | MPIE     | 0/1       | R/W | Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)<br>When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. |
| 2   | TEIE     | 0/1       | R/W | Transmit End Interrupt Enable<br>When this bit is set to 1, a TEI interrupt request is enabled.  |
| 1   | CKE1     | 0/1       | R/W | Clock Enable 1 and 0   |
| 0   | CKE0     | 0/1       | R/W | These bits select the clock source and SCK pin function.<br>Asynchronous mode:<br>00: Internal clock<br>01: Internal clock<br>1x: External clock<br>Clock synchronous mode:<br>0x: Internal clock<br>1x: External clock  |

Legend:

x: Don't care

- Transmit Data Register (TDR\_1) - Number of bits: 8, Address: H'FFFE9B

The transmit data register (TDR\_1) is an 8-bit register that holds the transmit data. When the transmit shift register (TSR) empty state is detected, the transmit data written to TDR is transferred to TSR. When one frame of data has been transmitted, if the next transmit data has been written to TDR, that data will be transferred to TSR and data transmission will continue.

(5) Flowchart




Figure 11 Flowchart (INT\_SCI1\_TXI1)



### 5.5.7 INT\_SCI1\_ERI1 Function

(1) Function overview

The INT\_SCI1\_ERI1 function increments the error detection count each time an overrun error is detected.

(2) Arguments

None

(3) Returned value

None

(4) Description of internal I/O registers used

This function uses the internal registers shown below.

Note that the set values shown here are for use in this application note and differ from the initial values.

- Serial Status Register\_1 (SSR\_1) - Number of bits: 8, Address: H'FFFE9C

| Bit | Bit Name | Set Value | R/W    | Descriptions  |
|-----|----------|-----------|--------|---|
| 5   | ORER     | 0         | R/(W)* | Overrun Error<br>[Setting condition]<br>When the next serial reception is completed while RDRF = 1<br>[Clearing condition]<br>When 0 is written to ORER after reading ORER = 1                      |
| 4   | FER      | 0         | R/(W)* | Framing Error<br>[Setting condition]<br>When the stop bit is 0<br>[Clearing condition]<br>When 0 is written to FER after reading FER = 1<br>In 2-stop-bit mode, only the first stop bit is checked. |

Note: \* Only 0 can be written to clear the flag.

(5) Flowchart




Figure 12 Flowchart (INT\_SCI1\_ERI1)

## 6. Reference Documents

- Hardware Manual  
H8S/2472, H8S/2463, H8S/2462 Group Hardware Manual  
(The latest version can be downloaded from the Renesas Technology Web site.)
- Development Environment Manual  
H8S/300, H8/300 Series C/C++ Compiler Package User's Manual  
(The latest version can be downloaded from the Renesas Technology Web site.)
- Technical News/Technical Updates  
(The latest information can be downloaded from the Renesas Technology Web site.)

## Website and Support

Renesas Technology Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

[csc@renesas.com](mailto:csc@renesas.com)

## Revision Record

| Rev. | Date      | Description |                      |
|------|-----------|-------------|----------------------|
|      |           | Page        | Summary              |
| 1.00 | Jan.26.09 | —           | First edition issued |

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.