Information

This document describes an outline of the reduced gigabit media independent interface (RGMII) and how to implement the low end devices in the RZ/G2 series with RGMII for connection with external PHY devices or PHY switches.

This document consists of the following three major sections:

1. Specifications of the RGMII in outline
2. Specifications of low end RZ/G2 devices for RGMII in outline
3. Notes for connecting external PHY devices and PHY switches

Target Device

- RZ/G2L
- RZ/G2LC
- RZ/V2L
- RZ/G2UL
- RZ/Five
Table of Contents

1. Specifications of the RGMII in Outline ................................................................. 3
   1.1 Signal Specification ............................................................................................... 4
   1.2 Timing Specification ............................................................................................. 5
       1.2.1 Original RGMII .......................................................................................... 6
       1.2.2 RGMII-ID .................................................................................................. 7
   1.3 I/O Specification .................................................................................................. 8

2. Specifications of the low end RZ/G2 series for the RGMII ................................ 9
   2.1 Signal Specifications ............................................................................................. 9
   2.2 Timing Specifications .......................................................................................... 10

3. Notes for Implementation ...................................................................................... 11
   3.1 Assumed External Devices .................................................................................. 11
   3.2 Points and Assumptions ..................................................................................... 12
   3.3 Delay Implementation in Each Cases .................................................................. 13
       3.3.1 External Devices Unable to Add Delay for RXC or TXC ......................... 13
       3.3.2 External Devices Able to Add Delay only for TXC .................................. 13
       3.3.3 External Devices Able to Add Delay for RXC .......................................... 13

4. References .............................................................................................................. 14

REVISION HISTORY .................................................................................................. 15
1. Specifications of the RGMII in Outline

The RGMII is a specification for the connection between the MAC and PHY of Ethernet communications interface. The RGMII is intended to reduce the number of signals required for Ethernet communications at 10-, 100-, or 1000 Mbps compared to former standards, the media independent interface (MII) specified in the IEEE802.3u and the gigabit media independent interface (GMII) specified in the IEEE802.3z.

This document will refer to version 2.0 released on April in 2002 and version 1.3 released on December in 2000. The version 2.0 is the result of major changes from version 1.3. The major changes are following two specifications.

1. The IO specification change
   Version 1.3: 2.5-V CMOS interface voltages (defined by JEDEC EIA/JESD8-5) are used with all IO pins.
   Version 2.0: 1.5-V HSTL interface voltages (defined by JEDEC EIA/JESD8-6) are used with all IO pins.

2. The extension of timing specification
   Version 1.3: A single timing specification is stipulated. This specification states a delay on the board, and is referred to as original RGMII in version 2.0.
   Version 2.0: Two timing specifications are stipulated. The RGMII-ID specification newly added to version 2.0 states a delay inside the device.
1.1 Signal Specification

The MAC and the PHY are connected with fourteen signals in the RGMII. Data and control signals are latched on both rising and falling edges of the clock signal. This allows for the reduction of the number of signals compared to the GMII on same clock speed (125 MHz).

Table 1.1 Definition of Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Sink</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXC</td>
<td>MAC</td>
<td>PHY</td>
<td>Reference clock for use in transmission. It runs at 125, 25, or 2.5 MHz, depending on the link speed.</td>
</tr>
<tr>
<td>TD[3:0]</td>
<td>MAC</td>
<td>PHY</td>
<td>Data being transmitted. The meanings of the signals differ with the edge of the TXC signal. Specifically, they contain bits 3:0 on ↑ of TXC and bits 7:4 on ↓ of TXC.</td>
</tr>
<tr>
<td>TX_CTL</td>
<td>MAC</td>
<td>PHY</td>
<td>Control signal for transmission. The meaning of the signal differs with the edge of the TXC signal. Specifically, it represents TXEN on ↑ of TXC and TXERR on ↓ of TXC.</td>
</tr>
<tr>
<td>RXC</td>
<td>PHY</td>
<td>MAC</td>
<td>Reference clock for use in reception. It runs at 125, 25, or 2.5 MHz, depending on the link speed.</td>
</tr>
<tr>
<td>RD[3:0]</td>
<td>PHY</td>
<td>MAC</td>
<td>Data being received. The meanings of the signals differ with the edge of the RXC signal. Specifically, they contain bits 3:0 on ↑ of RXC and bits 7:4 on ↓ of RXC.</td>
</tr>
<tr>
<td>RX_CTL</td>
<td>PHY</td>
<td>MAC</td>
<td>Control signal for reception. The meaning of the signal differs with the edge of the RXC signal. Specifically, it represents RXDV on ↑ of RXC and RXERR on ↓ of RXC.</td>
</tr>
<tr>
<td>MDIO</td>
<td>MAC or PHY</td>
<td>MAC or PHY</td>
<td>IO signal for control over the PHY layer. The specification is the same as that for an MII.</td>
</tr>
<tr>
<td>MDC</td>
<td>MAC</td>
<td>PHY</td>
<td>Clock signal for control over the PHY layer. The specification is the same as that for an MII.</td>
</tr>
</tbody>
</table>

Figure 1.1 System Diagram
1.2 Timing Specification

The RGMII defines two types of timing specification as the original RGMII and the RGMII-ID. While the timing specification in the version 1.3 and earlier is called the original RGMII, the timing specification in version 2.0 is called RGMII-ID.

The difference between the original RGMII and the RGMII-ID is following:

**Original RGMII**
Clock signals must be delayed from 1.5 ns to 2.0 ns relative to the data signals. This delay is implemented by PCB design.

**RGMII-ID**
Clock signals must be delayed at least 1.2 ns relative to the data signals. This delay is implemented by the internal design of the MAC devices.
### 1.2.1 Original RGMII

The original RGMII timing specification refers to version 1.3 and earlier.

Though data and clock generated simultaneously by the MAC, skew between the received data and clock must satisfy TskewT and TskewR shown in the table and figure below. This indicates that 1.5 to 2.0-ns delay is needed to implement in PCB design.

**Table 1.2 Timing Specification for Original RGMII Timing**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TskewT</td>
<td>Data to Clock output Skew (at Transmitter)</td>
<td>-500</td>
<td>0</td>
<td>500</td>
<td>ps</td>
</tr>
<tr>
<td>TskewR</td>
<td>Data to Clock input Skew (at Receiver)</td>
<td>1</td>
<td>1.8</td>
<td>2.6</td>
<td>ns</td>
</tr>
<tr>
<td>Tcyc</td>
<td>Clock Cycle Duration</td>
<td>7.2</td>
<td>8</td>
<td>8.8</td>
<td>ns</td>
</tr>
<tr>
<td>Duty_G</td>
<td>Duty Cycle for Gigabit</td>
<td>45</td>
<td>50</td>
<td>55</td>
<td>%</td>
</tr>
<tr>
<td>Duty_T</td>
<td>Duty Cycle for 10/100T</td>
<td>40</td>
<td>50</td>
<td>60</td>
<td>%</td>
</tr>
<tr>
<td>Tr/Tr</td>
<td>Rise/Fall Time (20-80%)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Timing Diagram for the original RGMII](image-url)

**Figure 1.2** Timing Diagram for the original RGMII
1.2.2 RGMII-ID

The RGMII-ID timing specification was added in version 2.0.

While the skew between the data and clock was required to be generated by the PCB design in original RGMII, the skew is now generated by the MAC for RGMII-ID. The MAC adds delays to the clock for TsetupT and TholdT.

Table 1.3 Timing Specification in RGMII-ID

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TsetupT</td>
<td>Data to Clock output Setup (at Transmitter-integrated delay)</td>
<td>1.2</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TholdT</td>
<td>Data to Clock output Hold (at Transmitter-integrated delay)</td>
<td>1.2</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TsetupR</td>
<td>Data to Clock input Setup (at Receiver-integrated delay)</td>
<td>1.0</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TholdR</td>
<td>Data to Clock input Hold (at Receiver-integrated delay)</td>
<td>1.0</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Tcyc</td>
<td>Clock Cycle Duration</td>
<td>7.2</td>
<td>8</td>
<td>8.8</td>
<td>ns</td>
</tr>
<tr>
<td>Duty_G</td>
<td>Duty Cycle for Gigabit</td>
<td>45</td>
<td>50</td>
<td>55</td>
<td>%</td>
</tr>
<tr>
<td>Duty_T</td>
<td>Duty Cycle for 10/100T</td>
<td>40</td>
<td>50</td>
<td>60</td>
<td>%</td>
</tr>
<tr>
<td>Tr/Tf</td>
<td>Rise/Fall Time (20-80%)</td>
<td></td>
<td></td>
<td>0.75</td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure 1.3 Timing Diagram for the RGMII-ID
1.3 I/O Specification

The I/O specification of RGMII was changed from version 1.3 to 2.0.

In version 1.3, all signals including MDIO and MDC are defined as operating with 2.5-V CMOS interface voltages. In version 2.0, on the other hand, they are defined as operating with 1.5-V HSTL interface voltages.

<table>
<thead>
<tr>
<th>RGMII Version</th>
<th>Interface</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.3</td>
<td>2.5-V CMOS</td>
<td>JEDEC EIA/JESD8-5</td>
</tr>
<tr>
<td>2.0</td>
<td>1.5-V HSTL</td>
<td>JEDEC EIA/JESD8-6</td>
</tr>
</tbody>
</table>
2. **Specifications of the low end RZ/G2 series for the RGMII**

In this section, specifications of the low end RZ/G2 series, RZ/G2L, G2CL, V2L and G2UL, for the RGMII are described.

### 2.1 Signal Specifications

The correspondence between pins of RZ/G devices and RGMII signals is given in table 2-1 below. All RZ/G signals have same functions respective RGMII signals.

<table>
<thead>
<tr>
<th>RGMII Signal</th>
<th>RZ/G Signal</th>
<th>Input/Output</th>
<th>Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXC</td>
<td>ETn_TXC/TX_CLK</td>
<td>Output</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>TD[3:0]</td>
<td>ETn_TXD[3:0]</td>
<td>Output</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>TX_CTL</td>
<td>ETn_TX_CTL/TX_EN</td>
<td>Output</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>RXC</td>
<td>ETn_RXC/RX_CLK</td>
<td>Input</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>RD[3:0]</td>
<td>ETn_RXD[3:0]</td>
<td>Input</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>RX_CTL</td>
<td>ETn_RX_CTL/RX_DV</td>
<td>Input</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>MDIO</td>
<td>ETn_MDIo</td>
<td>Output</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
<tr>
<td>MDC</td>
<td>ETn_MDC</td>
<td>Input/Output</td>
<td>1.8, 2.5, 3.3 V</td>
</tr>
</tbody>
</table>
## 2.2 Timing Specifications

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
<th>Figures</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ether RGMII</td>
<td>Data to clock output skew @ transmitter</td>
<td>$T_{skewT}$</td>
<td>-500</td>
<td>0</td>
<td>500</td>
<td>ps</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Data to clock input skew @ receiver</td>
<td>$T_{skewR}$</td>
<td>1</td>
<td>1.8</td>
<td>2.6</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Data to clock output setup @ transmitter integrated delay</td>
<td>$T_{setupT}$</td>
<td>1.2</td>
<td>2.0</td>
<td>—</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Clock to data output hold @ transmitter integrated delay</td>
<td>$T_{holdT}$</td>
<td>1.2</td>
<td>2.0</td>
<td>—</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Data to clock input setup setup @ receiver integrated delay</td>
<td>$T_{setupR}$</td>
<td>1.0</td>
<td>2.0</td>
<td>—</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Data to clock input setup hold @ receiver integrated delay</td>
<td>$T_{holdR}$</td>
<td>1.0</td>
<td>2.0</td>
<td>—</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Clock cycle duration</td>
<td>$T_{cyc}$</td>
<td>7.2</td>
<td>8</td>
<td>8.8</td>
<td>ns</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Duty cycle for gigabit</td>
<td>Duty_G</td>
<td>40*1</td>
<td>50</td>
<td>60*1</td>
<td>%</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Duty cycle for 10/100T</td>
<td>Duty_T</td>
<td>40*1</td>
<td>50</td>
<td>60*1</td>
<td>%</td>
<td>8 pF</td>
</tr>
<tr>
<td></td>
<td>Rise/fall time</td>
<td>$T_{r/r}$</td>
<td>—</td>
<td>—</td>
<td>0.75</td>
<td>ns</td>
<td>8 pF</td>
</tr>
</tbody>
</table>

Note 1. Relaxed from regulation of RGMII.

Figure 2.1 Multiplexing & Timing Diagram — RGMII (Transmitter)

Figure 2.2 Multiplexing & Timing Diagram — RGMII-ID (Receiver)
3. **Notes for Implementation**

3.1 **Assumed External Devices**

We assume that two types of devices, PHY devices and switches, may be externally connected to the RZ/G2 devices with RGMII. And in either case, the check points described in this section are applicable.

- **PHY device**

  This type of device is used for systems with a single port directly connected to an Ethernet cable.

![Figure 3.1 Block Diagram of Connection RZ/G and PHY Device](image1)

- **PHY Switch**

  Switches are used for systems with multiple ports connected to multiple Ethernet cables.

![Figure 3.2 Block Diagram of Connection RZ/G and PHY Switch](image2)
3.2 Points and Assumptions

The following summarizes points to confirm the connection between an RZ/G2 device and an external PHY device.

- The external device must support the MII/RGMII.
  If the external device does not support, bridge circuitry is needed.
- The I/O specification of the external device must support an operation voltage 1.8 to 3.3V.
  If the external device doesn’t support the I/O operating range, level shifters are needed.
- The external device should support RGMII-ID (the device has an internal delay function) for receiving data.
  A device that supports RGMII-ID timing can generally make changes to timing, such as enabling or disabling delays and handling fine adjustment of the delay settings. Select the appropriate combination of settings.

The timing specification is on the assumption that the requirements for board design include the conditions below.

- The wiring lengths of RXC, RD[3:0], and RX_CTL on the PCB must be the same.
  In this case, the delay time to be added for RXC must not be less than the values for the other signals (namely, the wiring length for RXC must not be shorter than the lengths for the other signals).
- The wiring lengths of TXC, TD[3:0], and TX_CTL on the PCB must be the same.
  In this case, the delay time to be added for TXC must not be less than the values for the other signals (namely, the wiring length for TXC must not be shorter than the lengths for the other signals).
3.3 Delay Implementation in Each Cases

3.3.1 External Devices Unable to Add Delay for RXC or TXC
In this case, the delay for TXC must be implemented in PCB design. Signal delay simulation is needed for this case.

3.3.2 External Devices Able to Add Delay only for TXC
Also in this case, the delay for TXC must be implemented in PCB design. Signal delay simulation is needed for this case.

3.3.3 External Devices Able to Add Delay for RXC
In this case, the external device needs to apply the delay to RXC. After the application of the delay, confirm that this satisfies the specifications of both devices.
4. References

1. Reduced Gigabit Media Independent Interface (RGMII) Version 1.3, 12/10/2000

2. Reduced Gigabit Media Independent Interface (RGMII) Version 2.0, 4/1/2002

   https://www.renesas.com/document/mah/rzg2l-group-rzg2lc-group-users-manual-hardware-0

   https://www.renesas.com/document/mah/rzv2l-group-users-manual-hardware

5. RZ/Five Group User’s Manual: Hardware
<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Jan 07, 2022</td>
<td>—</td>
<td>First edition issued</td>
<td></td>
</tr>
<tr>
<td>1.10</td>
<td>Nov 24, 2022</td>
<td>1, 14</td>
<td>The RZ/Five product, added</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>14</td>
<td>4. References: The description in 3. and 4., modified</td>
<td></td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (Max.) and VIH (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (Max.) and VIH (Min.).

7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining which licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or dammification, copy or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   - Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots, etc.

   - High Quality: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; kay financial terminal systems; safety control equipment; etc.

7. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment, etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or any Renesas Electronics products.

Notice

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2022 Renesas Electronics Corporation. All rights reserved.