

Macrocell Editor

Abstract

This application shows how to create the Verilog Code automatically using the Macrocell Editor in the software. The Macrocell feature will let you assemble and configure your design graphically using a library of numerous Blocks ranging from different Logic Gates, Sequential Logic Blocks, in-built IP Blocks.

This application note comes complete with design files which can be found in the References section

Contents

1.	Terms and Definitions	. 1
2.	References	. 1
3.	Introduction	. 2
	Ingredients	
5.	Verilog Code	. 2
6.	Design Steps	. 3
	Conclusion	
8.	Revision History	. 5

1. Terms and Definitions

CLB Configuration Logic Block

HDL Editor Workspace where Verilog code is entered

FPGA Field Programmable Gate Array

FPGA Editor Main FPGA design and simulation window

Go Configure Software Hub Main window for device selection

ForgeFPGA Window Main FPGA project window for debug and IO programming

2. References

For related documents and software, please visit: <u>ForgeFPGA Low-density FPGA: Small-scale Programmable Logic Device | Renesas</u>. Download our free ForgeFPGA™ Designer software [1] to open the <u>.ffpga design</u> files [2] and view the proposed circuit design.

[1] ForgeFPGA Designer Software, Software Download and User Guide

[2] AN-FG-003 Macrocell Editor.ffpga, ForgeFPGA Design File, Renesas Electronics

[3] SLG47910, Datasheet, Renesas Electronics

3. Introduction

The Macrocell Editor works on the same lines as the GreenPAK software. This feature will let you assemble and configure your design graphically using a library of numerous Blocks ranging from different Logic Gates, Sequential Logic Blocks, in-built IP Blocks. You'll be able to generate the Verilog Code using the schematics that you create with the Macrocell Editor and use it in our toolchain.

This tool allows you to take advantage of the flexibility of FPGAs even without knowledge of Verilog Code. Launch the tool by clicking the corresponding button on the toolbar or go to the main menu, *Windows* \rightarrow *Macrocell Editor*

4. Ingredients

Latest Revision of ForgeFPGA Workshop software

5. Verilog Code

The autogenerated top module is called macrocellmode_autogen. The Verilog code displays how to connect different modules under one top module using synchronous style of Verilog coding. Below is the code generated automatically for the Macrocells used in creating this design (See Figure 3)

```
module mcm adder 2bit (
 input [1:0] A,
                         // 2-bit operand A
 input [1:0] B,
                         // 2-bit operand B
 output [2:0] sum
                         // 2-bit sum
);
 assign sum = A + B;
endmodule
module mcm and 2(input a, b, output y);
 and(y, a, b);
endmodule
module mcm nand 2(input a, b, output y);
 wire Yd;
 and (Yd, a, b);
 not(y, Yd);
endmodule
module mcm comparator 2bit(
 GT, // 1 if A > B
 output
             LT // 1 if A < B
 output
 assign EQ = (A == B); // Equality check
 assign GT = (A \gt B); // Greater than check
 assign LT = (A < B); // Less-than check</pre>
endmodule
module mcm d flip flop(input clk, d, output reg q);
 always @(posedge clk)
   q <= d;
endmodule
```

6. Design Steps

1. Open the ForgeFPGA Workshop software in GreenPAK and select the SLG47910 device From the ForgeFPGA tool bar, select the FPGA Editor Tab (see Figure 1).



Figure 1.ForgeFPGA Tool Bar

2. Launch the Macro Cell Editor Window from the toolbar on the top.



Figure 2.Macrocell Editor Icon

3. In the Macrocell Editor Window, create the design of your choice by dragging and dropping the blocks from the library on the right side of the window and connecting the ports through the wires.




Figure 3.Macrocell Editor and Library

4. The Properties panel shows the details for one selected Macrocell or connection. The *Name* field is editable (double-click the filed or the Macrocell).




Figure 4.Macrocell Properties

- 5. After the user has created the desired design, click on the *Generate Verilog* button on the right to automatically generate the Verilog code for the design created in Macrocell Editor (See Figure 4). The name of the generated Verilog code is by default *mcm_generated.v* and it's listed under Custom Code section of the Control panel.
- 6. User can notice that the Macrocells may have clock and logic port types, which can be distinguished by color, clicking two ports of the same type created the connection between the Macrocell (See Figure 5)




Figure 5.Connection between Macrocell

7. User can save the Verilog code automatically created or edit it as per the need. The user can then Synthesize the design and create a testbench to check the functionality of the design.

7. Conclusion

This Application Note outlines how to create a design in the Macrocell Editor and how to create its Verilog code automatically. This feature in the GoConfigure Software will help the user to bypass the process of writing Verilog code and aide in creating circuit designs using Schematic View.

If interested, please contact ForgeFPGA Business Support Team.

8. Revision History

Revision	Date	Description
1.00	Dec 10, 2021	Initial release.
1.01	Feb 20, 2024	Revised according to BB revision
1.02	Oct 15,2025	Revised according to the updated Macrocell library

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.