

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SH7211 Group

Data Transfer to SCIF with DMAC

Introduction

This application note explains how to use the direct memory access controller (DMAC) and the serial communication interface with FIFO (SCIF), and is intended for reference to help in the design of user software.

Target Device

SH7211

Contents

| | |
|--|----|
| 1. Introduction | 2 |
| 2. Description of Sample Application | 3 |
| 3. Documents of Reference | 16 |

1. Introduction

1.1 Specification

- Channel 0 and 1 are used for the DMAC and the SCIF, respectively.
- 32-byte character strings stored in the on-chip RAM are transferred to the transmit FIFO data register (SCFTDR) of the SCIF.
- The character strings transferred to the transmit FIFO data register (SCFTDR) are transmitted through asynchronous communications.
- The format of data to be transmitted is as follows: 8-bit data; no parity; one stop bit. The bit rate is set to 34800 bps.
- The SCIF transmit-FIFO-data-empty transfer request (on-chip peripheral module request) is used as the DMA transfer request.

1.2 Module Used

Direct memory access controller (DMAC channel 0)

Serial communication interface with FIFO (SCIF channel 1)

1.3 Applicable Conditions

- Microcontroller: SH7211
- Operating Frequency: Internal clock 160 MHz
Bus clock 40 MHz
Peripheral clock 40 MHz
- C Compiler: SuperH RISC engine family C/C++ compiler package Ver.9.11,
from Renesas Technology

2. Description of Sample Application

In this sample application, DMA transfer by the direct memory access controller (DMAC) transmits character string data stored in the on-chip RAM to the transmit FIFO data register of the serial communication interface with FIFO (SCIF), which then handles asynchronous communications.

2.1 Operational Overview of Used Modules

2.1.1 Direct Memory Access Controller (DMAC)

When a DMA transfer request is made, the DMAC starts to transfer data in order of priority of channels. Then, it continues the transfer operation until the transfer end condition is met. The DMAC has three transfer request modes: auto request, external request, and on-chip peripheral module request. The bus mode is selectable from burst mode and cycle stealing mode. For more details on the DMAC, refer to the section on the direct memory access controller (DMAC), in the SH7211 Group Hardware Manual.

Interrupt sources selected as sources for activating the DMAC are not input to the interrupt controller (INTC), but are masked. For details, refer to the section on the interrupt controller (INTC) in the SH7211 Group Hardware Manual.

An overview of the DMAC is provided in table 1. A block diagram of the DMAC is shown in figure 1.

Table 1 Overview of DMAC

| Item | Description |
|---|---|
| Number of channels | 8 (CH0 to CH7) Only 4 (CH0 to CH3) can receive external requests. |
| Address space | 4 G bytes |
| Length of transfer data | Byte, word (2 bytes), longword (4 bytes), and 16 bytes (longword × 4) |
| Maximum transfer count | 16,777,216 (24 bits) transfers |
| Address modes | Single address mode and dual address mode |
| Transfer requests | External requests, peripheral module requests, and auto requests (SCIF: 8 sources, IIC3: two sources, A/D converter: one source, MTU2: five sources, CMT: two sources) |
| Bus modes | Cycle stealing mode and burst mode |
| Priority level | Channel priority fixed mode and round-robin mode |
| Interrupt request | An interrupt request is issued to the CPU when half or all of a transfer process is completed. |
| External request detection | DREQ input low/high level detection, rising/falling edge detection |
| Transfer request acknowledge signal/transfer end signal | Active levels for DACK and TEND can be set independently |




Figure 1 Block Diagram of the DMAC

2.1.2 Serial Communications Interface with FIFO (SCIF)

The SCIF supports asynchronous and synchronous communications. It incorporates 16-stage FIFO (First-In First-Out) registers, enabling fast and effective continuous communication. For details on the SCIF, refer to the section on serial communication interface with FIFO (SCIF), in the SH7211 Group Hardware Manual.

An overview of the SCIF is provided in table 2. In addition, overviews of asynchronous and synchronous serial communications are provided in tables 3 and 4, respectively.

Figure 2 shows a block diagram of the SCIF.

Table 2 Overview of SCIF

| Item | Description |
|---------------------|--|
| Communications mode | Asynchronous serial, synchronous serial Full duplex |
| Clock source | Baud rate generator (internal clock), or SCK pin (external clock) |
| Interrupt | Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupt |
| Others | Capable of operating in low power consumption mode Receive error counts detectable Timeout error detectable (in asynchronous mode) |

Table 3 Overview of Asynchronous Serial Communication

| Item | Description |
|-------------------------|---|
| Data length | 7 or 8 bits |
| Stop bit length | 1 or 2 bits |
| Parity | Even, odd parity, or no parity |
| Receive error detection | Parity error, framing error, and overrun error |
| Break detection | A break is detected when a framing error is followed by at least one frame at the space level (0 or low level). A break can also be detected by reading the RXD level directly from the serial port register when a framing error occurs. |

Table 4 Overview of Synchronous Serial Communication

| Item | Description |
|-------------------------|---------------|
| Data length | 8 bits |
| Receive error detection | Overrun error |




Figure 2 Block Diagram of SCIF

2.2 Operation of the Sample Program

In the sample program, transmit-FIFO-data-empty transfer requests from the SCIF (on-chip peripheral module requests) activate DMAC channel 0 to transfer data from the on-chip RAM to the transmit FIFO data register (SCFTDR) of SCIF channel 1. The data written to the SCFTDR of SCIF channel 1 are transmitted through asynchronous serial communications (UART mode). The settings of the DMAC and the SCIF are listed in tables 5 and 6, respectively. In addition, the timing of operations by the sample program is shown in figure 3.

Table 5 Settings of DMAC

| | |
|---|---|
| DMA transfer condition | SCIF transmit data empty (SCIF_TXI1) |
| Channel | CH0 |
| Length of transfer data | Byte |
| Transfer counts | 32 transfers |
| Address mode | Dual address mode |
| Transfer request | On-chip module request (SCIF_TXI1) |
| Bus mode | Cycle stealing mode* |
| Priority level | Channel priority fixed mode |
| Interrupt request | An interrupt request to the CPU is made at the end of a data transfer |
| External request detection | DREQ input low/high level detection, rising/falling edge detection |
| Transfer request acknowledge signal/transfer end signal | Active levels for DACK and TEND can be set independently |

Note When TXI of the SCIF is selected for the DMA transfer request source, cycle stealing mode must be used. For details, refer to the section on the DMA transfer requests in the SH7211 Group Hardware Manual.

Table 6 Settings of SCIF

| | |
|-----------------------------|--|
| Operating mode | Asynchronous |
| Channel | CH1 |
| Data length | 8-bits |
| Parity | Parity bits not added or checked |
| Length of stop bit | One |
| Clock source | P ϕ clock (40 MHz) |
| Transmit interrupt | Enable transmit FIFO data empty interrupts (TXI) |
| Error interrupt | Disabled |
| Transmission/reception mode | Transmission enabled |
| Baud rate | 38400 bit/s |




Figure 3 Timing of Operations by the Sample Program

2.3 Procedure for Setting Used Modules

This section describes the procedure for specifying initial settings for transferring data from the on-chip RAM to on-chip peripheral modules by using the DMAC.

By default, the on-chip peripheral modules of this MCU are configured to operate in module standby mode. When using any of these modules, be sure to release them from module standby mode before making the initial settings. Figure 4 shows a flowchart of the sample program. Figure 5 shows a flowchart of release from module standby mode for the DMAC and SCIF. Figures 6 and 7 illustrate flowcharts of initializing the DMAC and the SCIF, respectively. In addition, figure 8 illustrates a flowchart of DMA transfer end processing.

For details on registers, refer to the SH7211 Group Hardware Manual.




Figure 4 Flowchart of the Sample Program




Figure 5 Flowchart of Release from Module Standby Mode for the DMAC and SCIF




Figure 6 Flowchart of DMAC Initialization




Figure 7 Flowchart of SCIF Initialization




Figure 8 Flowchart of DMA Transfer End Processing

2.4 Register Settings for the Sample Program and Processing Procedure

In the sample program, character string data stored in the on-chip RAM are transferred to the transmit FIFO data register (SCFTDR) on SCIF channel 1 through DMA transfer, and then the SCIF transmits the data in asynchronous mode (UART mode).

2.4.1 1 Clock Pulse Generator (CPG)

The settings of the clock pulse generator for the sample program are listed in table 7.

Table 7 Settings of Clock Pulse Generator

| Register Name | Address | Setting Value | Description |
|------------------------------------|------------|---------------|---|
| Frequency control register (FRQCR) | H'FFFE0010 | H'1303 | CKOEN = "B'1": Output clocks STC[1:0] = "B'00": PLL circuit multiplication ratio × 1 IFC[2:0] = "B'000": Internal clock × 1 PFC[2:0] = "B'011": Peripheral clock × 1/4 |

2.4.2 Standby Control Registers

The settings of the standby control registers for the sample program are listed in table 8.

Table 8 Settings of Standby Control Registers

| Register Name | Address | Setting Value | Description |
|-------------------------------------|------------|---------------|--------------------------------|
| Standby control register 2 (STBCR2) | H'FFFE0018 | H'00 | MSTP8 = "B'0": DMAC operates |
| Standby control register 4 (STBCR4) | H'FFFE040C | H'B6 | MSTP46 = "B'0": SCIF1 operates |

2.4.3 Pin Function Controller (PFC)

The settings of the pin function control register for the sample program are listed in table 9.

Table 9 Settings of Pin Function Control Register

| Register Name | Address | Setting Value | Description |
|-------------------------------------|------------|---------------|------------------------------------|
| Port A control register H3 (PACRH3) | H'FFFE380A | H'0050 | PA25MD[2:0] = "B'101": TXD1 output |

2.4.4 Direct Memory Access Controller (DMAC)

The settings of the DMAC registers for the sample program are listed in table 10.

Table 10 Settings of DMAC Registers

| Register Name | Address | Setting Value | Description |
|--|------------|---|---|
| DAM source address register_0 (SAR_0) | H'FFFE1000 | Address at which character string data are stored | Transfer Source Start Address The start address in the on-chip RAM, at which the character string is stored |
| DAM destination address register_0 (DAR_0) | H'FFFE1004 | H'FFFE 880C | Transfer Destination Start Address SCIF transmit FIFO data register_1 (SCFTDR_1) address |
| DMA transfer count register_0 (DMATCR_0) | H'FFFE1008 | D'32 | DMA transfer count: Number of character string data |
| DMA channel control register_0 (CHCR_0) | H'FFFE100C | H'0000 0000 | Before DMA initialization DE = "B'0": Disable DMA transfer |
| | | H'0000 1800 | DMA initialization TC = "B'0": Transfer data once per transfer request RLD = "B'0": Disable reload function (OFF) DM[1:0] = "B'00": Fix the destination address SM[1:0] = "B'01": Increment the source address RS[3:0] = "B'1000": DAM extension resource selector TB = "B'0": Cycle stealing mode TS[1:0] = "B'00": Transfer data in byte units IE = "B'0": Disable interrupt requests DE = "B'0": Disable DMA transfer |
| | | H'0000 1805 | When enabling DMA transfer IE = "B'1": Enable interrupt requests DE = "B'1": Enable DMA transfer |
| | | H'0000 1804 | When disabling DMA transfer DE = "B'0": Disable DMA transfer |
| DMA extension resource selector register (DMARS_0) | H'FFFE1300 | H'0085 | MID = "B'100001" RID = "B'01" Set to SCIF_1 transmit-FIFO-data-empty transfer request |
| DMA operation register (DMAOR) | H'FFFE1200 | H'0000 0001 | DME = "B'1": Enable DMA transfer on all the channels |

2.4.5 Serial Communication Interface with FIFO

The settings of the SCIF registers for the sample program are listed in table 11.

Table 11 Settings of SCIF Registers

| Register Name | Address | Setting Value | Description |
|--|------------|---------------|---|
| Serial mode register_1 (SCSMR_1) | H'FFFE8800 | H'0000 | C/A = "B'0": Asynchronous mode CHR = "B'0": 8-bit data PE = "B'0": Parity bit not added or checked STOP = "B'0": 1 stop bit SCKS[1:0] = "B'00": P ϕ clock |
| Bit rate register_1 (SCBRR_1) | H'FFFE8804 | D'32 | Bit rate: 38400 (bits/s) ^{*1} |
| Serial control register_1 (SCSCR_1) | H'FFFE8808 | H'0000 | When setting TIE = "B'0": Disable transmit-FIFO-data-empty interrupt (TXI) request RIE = "B'0": Disable receive-FIFO-data-full interrupt (RXI) request, receive-error interrupt (ERI) request, and break interrupt (BRI) request TE = "B'0": Disable transmission RE = "B'0": Disable reception CKE[1:0] = "B'00": Internal clock/SCK pin used for input pin |
| | | H'00C0 | When enabling transmission TIE = "B'1": Enable transmission-FIFO-data-empty interrupt (TXI) request TE = "B'1": Enable transmission |
| FIFO control register_1 (SCFCR_1) | H'FFFE8818 | H'0060 | Initialization TFRST = "B'1": Enable resetting data for transmission in the transmit FIFO data register RFRST = "B'1": Enable resetting received data in the receive FIFO data register |
| | | H'0000 | When setting TFRST = "B'0": Disable resetting data for transmission in the transmit FIFO data register RFRST = "B'0": Disable resetting receive data in the receive FIFO data register RTRG[1:0] = "B'00": 1 Number of received data TTRG[1:0] = "B'00": 8 (8) Number of data for transmission |

Note: 1. For specifying the bit rate, refer to examples of setting SCBRR in the SH7211 Group Hardware Manual.

3. Documents for Reference

- Software Manual
SH-2A, SH2A-FPU Software Manual
The most up-to-date version of this document is available on the Renesas Technology Website.
- Hardware Manual
SH7211 Group Hardware Manual
The most up-to-date version of this document is available on the Renesas Technology Website.

Website and Support

Renesas Technology Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

csc@renesas.com

Revision Record

| Rev. | Date | Description | |
|------|-----------|-------------|----------------------|
| | | Page | Summary |
| 1.00 | Mar.21.08 | — | First edition issued |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.