# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8/300H Tiny Series

Counting Timer Z External Input Clocks

## Introduction

Timer Z is used to count the rising edges of the external clock signal that is input through the FTIOA0 pin.

## **Target Device**

H8/3687

## Contents

1.	Specifications	2
2.	Description of Functions	2
3.	Description of Operation	4
4.	Description of Software	5
5.	Flowcharts	8
6.	Program List	10

# RENESAS


## 1. Specifications

- 1. Timer Z is used to count the rising edges of the external clock signal that is input through the FTIOA0 pin.
- 2. Timer counter 0 (TCNT0) is configured to count at the rising edges of an external clock and continues counting until it reaches 1024.
- 3. If TCNT0 reaches 1024, the external clock supply to TCNT0 is stopped and processing ends.

## 2. Description of Functions

- 1. In this sample task, timer Z0 is used to count the rising edges of the pulses input through the FTIOA0 pin. Figure 2.1 is a block diagram of timer Z. The elements in the block diagram are described below.
- Timer control register 0 (TCR0) selects TCNT0 input clock and clearing method. In this sample task, this register is set so that the TCNT0 counts the rising edges of an external clock and is cleared on a compare-match/input-capture with GRA0.
- Timer I/O control register A0 (TIORA0) controls GRA0. In this sample task, GRA0 is used as an input-capture register and the output on the FTIOA0 pin upon a compare-match is disabled.
- Timer status register 0 (TSR0) indicates the timer Z status. In this sample task, the input-capture/compare-match flag A (IMFA) is set to 1 on a compare-match with GRA.
- Timer interrupt enable register (TIER0) enables or disables various interrupt requests. In this sample task, interrupt requests by the IMFA flag of TSR0 is enabled and other interrupt requests are disabled.
- Timer counter 0 (TCNT0) is a 16-bit readable/writable upward counter that is incremented by an internal clock or external clock input. In this sample task, TCNT0 is incremented at the rising edge of an external clock.
- General register A0 (GRA0) a 16-bit readable/writable register. In this sample task, the value of GRA0 is always compared with that of TCNT0 and the IMFA flag of TSR0 is set to 1 if GRA0 matches TCNT0. If IMIEA of TIER0 is set to 1 while IMFA is set to 1, an interrupt is requested to the CPU.
- Timer start register (TSTR) starts or stops the TCNT0 and TCNT1 operation. In this sample task, TCNT0 is specified to start counting and TCNT1 is specified to stop counting.
- Timer mode register (TMDR) selects synchronous or independent operation of TCNT0 and TCNT1. In this sample task, TCNT0 operates independently of TCNT1.
- Timer function control register (TFCR) specifies operation modes and selects an output level. In this sample task, an external clock input is enabled and channels 0 and 1 are specified for normal operation.
- Timer output master enable register (TOER) enables or disables outputs on channels 0 and 1. In this sample task, the FTIOA0 output is disabled.





#### Figure 2.1 Block Diagram of Timer Z0 Counting Externally Input Clock

2. Table 2.1 lists the function allocation for this sample task. The functions listed in this table are allocated so that the timer Z counts cycles of an external input clock.

#### Table 2.1 Function Allocation

Function	Description
TCR0	Specifies the TCNT0 input clock.
TIORA0	Specifies GRA0 as an output-compare register.
TSR0	Flag control by compare-match with GRA0.
TIER0	Enables GRA0 compare-match interrupt requests.
TCNT0	16-bit counter that is incremented at the rising edge of an external clock.
GRA0	Stores the external input clock count.
TSTR	Controls TCNT0 count start and stop.
TMDR	Selects independent operation of TCNT0 and TCNT1.
TFCR	Specifies external clock input, and specifies channels 0 and 1 for normal operation.
TOER	Disables the FTIOA0 pin output.
FTIOA0 pin	External clock input pin



## 3. Description of Operation

Operation of this sample task is described in figure 3.1. Hardware and software processing are applied in the way shown in figure 3.1 to count cycles of an external input clock supplied to timer Z0.




Figure 3.1 Principle of Operation



## 4. Description of Software

## 4.1 Modules

Table 4.1 lists the modules used in this sample task.

#### Table 4.1 Description of Modules

Module Name	Label Name	Function
Main routine	main	Selects an external clock for timer Z0 and compare-match function, starts counting by TCNT0, and provides settings for interrupts.
Measurement end	tz0int	Performs timer Z0 interrupt handling.
		Sets endf to 1 and disables timer Z0 interrupts.

## 4.2 Arguments

This sample task uses no arguments.

## 4.3 Internal Registers

The internal registers used in this sample task are described below.

٠	TCR0	Timer co	ntrol register 0	Address: 0xF700
Bit	Bit	Name	Setting	Function
7	CC	LR2	CCLR2 = 0	Counter clear 2 to 0
6	CC	LR1	CCLR1 = 0	CCLR2 = 0, CCLR1 = 0, CCLR0 = 1:
5	CC	LR0	CCLR0 = 1	Clears the TCNT0 on compare-match/input-capture with GRA0.
4	CK	EG1	CKEG1 = 0	Clock edge 1 to 0
3	CK	EG0	CKEG0 = 0	CKEG1 = 0, CKEG0 = 0: Counts at the rising edge of the clock
2	TP	SC2	TPSC2 = 1	Timer prescaler 2 to 0
1	TP	SC1	TPSC1 = 0	TPSC2 = 1, TPSC1 = x, TPSC0 = x:
0	TP	SC0	TPSC0 = 0	Counts by an external clock (x: Don't care).
• Bit		Timer I/C Name	) control register A	A0 Address: 0xF701
2	10/	42	IOA2 = 0	I/O control A2 to A0
1	IO	۹1	IOA1 = 0	IOA2 = 0, IOA1 = 0, IOA0 = 0:
0	IO	40	IOA0 = 0	Specifies the GRA as an output-compare register and disables the pin output
				on a compare-match.
•	TSR0		tus register 0	Address: 0xF703
Bit		Name	Setting	Function
0	IM	FA	0	Input-capture/compare-match flag A
				IMFA = 0: Indicates that the GRA0 does not match TCNT0.
				IMFA = 1: Indicates that the GRA0 matches TCNT0.



	Bit Name	Setting	Function
)	IMIEA	1	Input-capture/compare-match interrupt enable A
			When IOA2 of TIORA0 is set to 0 (i.e. output-compare is selected),
			IMIEA = 0: Disables interrupts by the IMFA flag of TSR0.
			IMIEA = 1: Enables interrupts by the IMFA flag of TSR0.
• TCI	NT0 Timer co	ounter ()	Address: 0xF706
			that is incremented at the rising edge of an external clock.
	ting: 0x0000	up traite counter	
• GR	A0 General	register A0	Address: 0xF708
Fun	ction: A compa	are-match is gen	erated if the GRA0 value matches TCNT0 counter value.
Sett	ting: 0x04000	)	
• TST	FR Timerst	art register	Address: 0xF720
Bit	Bit Name	Setting	Function
0	STR0	0	Channel 0 counter start
-	00	-	STR0 = 0: Stops counting by TCNT0.
			STR0 = 1: Starts counting by TCNT0.
• TM	DR Timer m	ode register	Address: 0xF721
Bit	Bit Name	Setting	Function
0	SYNC	0	Timer synchronization
0	SYNC	0	Timer synchronization SYNC = 0: TCNT0 operates independently of TCNT1.
0	SYNC	0	-
0		-	SYNC = 0: TCNT0 operates independently of TCNT1. SYNC = 1: TCNT0 operates synchronously with TCNT1.
0 • TFC	CR Timer fu	unction control re	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723
• TF(	CR Timer fu Bit Name	-	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function
• TFC Bit	CR Timer fu	unction control re	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select
• TFC Bit	CR Timer fu Bit Name	nction control re Setting	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.
• TFC Bit	CR Timer fu <b>Bit Name</b> STCLK	nction control re <b>Setting</b> 1	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.
• TF( Bit 6	CR Timer fu Bit Name STCLK CMD1	Inction control re Setting 1 CMD1 = 0	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0
• TFC Bit 6	CR Timer fu <b>Bit Name</b> STCLK	nction control re <b>Setting</b> 1	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation
• TFC Bit 6	CR Timer fu Bit Name STCLK CMD1	Inction control re Setting 1 CMD1 = 0	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0
<ul> <li>TFC</li> <li>Bit</li> <li>6</li> <li>1</li> <li>0</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0	1 CMD1 = 0 CMD0 = 0	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou	1 CMD1 = 0 CMD0 = 0	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Luput master enal Setting	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou	1 CMD1 = 0 CMD0 = 0	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Luput master enal Setting	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0         EA0 = 0: Enables the FTIOA0 pin output.
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Luput master enal Setting	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> <li>0</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name EA0	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Itput master enal Setting 1	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0         EA0 = 0: Enables the FTIOA0 pin output.         EA0 = 1: Disables the FTIOA0 pin output.
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> <li>0</li> <li>PCI</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name EA0 R6 Port con	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Itput master enal Setting 1 trol register 6	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0         EA0 = 0: Enables the FTIOA0 pin output.
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> <li>0</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name EA0 R6 Port con Bit Name	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Intput master enal Setting 1 trol register 6 Setting	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0         EA0 = 0: Enables the FTIOA0 pin output.         EA0 = 1: Disables the FTIOA0 pin output.         Address: 0xFFE9         Function
<ul> <li>TF( Bit</li> <li>6</li> <li>1</li> <li>0</li> <li>TO</li> <li>Bit</li> <li>0</li> </ul>	CR Timer fu Bit Name STCLK CMD1 CMD0 ER Timer ou Bit Name EA0 R6 Port con	Inction control re Setting 1 CMD1 = 0 CMD0 = 0 Itput master enal Setting 1 trol register 6	SYNC = 0: TCNT0 operates independently of TCNT1.         SYNC = 1: TCNT0 operates synchronously with TCNT1.         egister       Address: 0xF723         Function         External clock input select         STCLK = 0: Disables external clock input.         STCLK = 1: Enables external clock input.         Combination mode 1 to 0         CMD1 = 0, CMDk0 = 0: Channels 0 and 1 operates in normal operation mode.         ble register       Address: 0xF724         Function         Master enable A0         EA0 = 0: Enables the FTIOA0 pin output.         EA0 = 1: Disables the FTIOA0 pin output.         Address: 0xFFE9



## 4.4 Description of RAM

Table 4.2 describes the RAM used in this sample task.

## Table 4.2 Description of RAM

Label Name	Function	Size	Used in
endf	A flag indicating that the rising edge of the input clock has been	n 1 byte	Main routine
	detected 1024 times.		Measurement end




## 5. Flowcharts

#### 1. Main routine

Disable interrupts.	
TSTR = 0xFC Stop counting by TCNT0.	
TMDR = 0x0E Select independent operation of TCNT0 and TCNT1.	TIER0 = 0xE1 Enable input-capture/compare-match A interrupts.
TCR0 = 0x24 Specify that TCNT0 is incremented at the rising edge of an external clock and is cleared on a compare-match/input-capture with GRA0.	endf = 0 Clear the end flag.
tmp = TSR0 TSR0 = 0xE0 Clear the input-capture/compare-match flag A (IMFA).	TCNT0 = 0x0000 Clear the counter. TSTR = 0xFD Start counting by TCNT0.
TFCR = 0xC0 Enable external clock input.	I = 0 Enable interrupts.
TOER = 0xFF Disable FTIOA0 pin output.	Yes
TIORA0 = 0x88 Specify GRA0 as an output-compare register.	endf ≠ 1? endf = 1
PCR60 = 0 Specify the P60/FTIOA0 pin as an input pin.	No endf = 1 Interrupt end
GRA0 = 0x0400 Set GRA0 to 0x400 (1024).	



#### 2. Cycle measurement end





## 6. Program List

/********	* * * * * * * * * * * * * * * * * *	*****	*****
/*			*/
/* H8/300HN	Series -H8/3687	-	*/
/* Applicat	ion Note		*/
/*			*/
/* 'Externa	l clock count Fu	nction'	*/
/*			*/
/* Function			*/
/* : Timer	Z 16bit External	. clock count	*/
/*			*/
/* External	Clock : 16MH	z	*/
/* Internal	Clock : 16MH	z	*/
/* Sub Cloc	k: 32.7	68kHz	*/
/*			*/
/*******	* * * * * * * * * * * * * * * * * * *	******	*****
#include <	machine.h>		
/********	* * * * * * * * * * * * * * * * * * * *	************	******
	efinition		*/
/********	**************	***************************************	***************************************
struct BIT {			
	char b7:1;	/* bit7 */	
-	char b6:1;	/* bit6 */	
unsigned	char b5:1;	/* bit5 */	
	char b4:1;	/* bit4 */	
unsigned	char b3:1;	/* bit3 */	
unsigned	char b2:1;	/* bit2 */	
unsigned	char b1:1;	/* bit1 */	
unsigned	char b0:1;	/* bit0 */	
};			
#define	TCR0		/* Timer control register 0 */
#define	TIORAO	<pre>*(volatile unsigned char *)0xF700 *(volatile unsigned char *)0xF701</pre>	/* Timer control register_0 */ /* Timer I/O Control Register A 0 */
#define	TSRO	* (volatile unsigned char *) 0xF701	/* Timer status register 0 */
#define #define	TSR0_BIT	(*(struct BIT *)0xF703)	<pre>/* Timer status register_0 */ /* Input Capture/Compare Match FlagA */</pre>
#define	IMFA	TSR0_BIT.b0	
#define	TIERO	*(volatile unsigned char *)0xF704 (*(struct BIT *)0xF704)	
#define	TIER0_BIT		<pre>/* Timer interrupt enable register0 */ /* Input Capture/Compare Match */</pre>
#deline	IMIEA	TIER0_BIT.b0	
#define			/ incertape bhabie h
	TCNT0	* (volatile unsigned short *) 0xF706	_
#define #define	GRA0	* (volatile unsigned short *) 0xF708	/* General register A_0 */ /* Timer start register */
	TSTR	* (volatile unsigned char *) 0xF720	/* Timer start register */ /* Timer mode register */
#define #define	TMDR TFCR	<pre>*(volatile unsigned char *)0xF721 *(volatile unsigned char *)0xF723</pre>	
#define	TFCR	* (Volatile unsigned char *) 0xF723 * (volatile unsigned char *) 0xF724	<pre>/* Timer function control register */ /* Timer output master enable register */</pre>
#define	PCR6	*(volatile unsigned char *)0xF724	/* Port Control Register 6 */
#define		<pre>*(Volatile unsigned char *)0xFFE9 (*(struct BIT *)0xFFE9)</pre>	/* Port Control Register 6 */
	PCR6_BIT		-
#define	PCR60	PCR6_BIT.b0	/* Port Control Register 60 */

#pragma interrupt (tz0int)



## H8/300H Tiny Series Counting Timer Z External Input Clocks

/**************************************	******	****/
/* Function define		*/
/**************************************	*****	****/
extern void INIT ( void );	/* SP Set	*/
void main ( void );		
void tzOint ( void );		
/**************************************	******	****/
/* RAM define		*/
/**************************************	***************************************	****/
volatile unsigned char endf;	/* End Flag	*/
/**************************************	************	****/
/* Vector Address		*/
/**************************************	:**************************************	****/
#pragma section V1	/* VECTOR SECTOIN SET	*/
<pre>void (*const VEC_TBL1[]) (void) = {</pre>	/* 0x00 - 0x0f	*/
INIT	/* 00 Reset	*/
);		
<pre>#pragma section V2</pre>	/* VECTOR SECTOIN SET	*/
<pre>void (*const VEC_TBL2[]) (void) = {</pre>		
tzOint	/* 34 Timer Z0 Interrupt	*/
};		
#pragma section	/* P	*/
/**************************************	***************************************	****/
/* Main Program		*/
/**************************************	*******	****/
void main ( void )		
{		
unsigned char tmp;		
<pre>set_imask_ccr(1);</pre>	/* Interrupt Disable	*/
TSTR = 0xFC;	/* TCNT0 count stop	*/
TMDR = 0x0E;	/* TCNT0,TCNT1 Single Mode	*/
TCR0 = 0x24;	/* Rising edge, Outside Clock count	*/
<pre>tmp = TSR0;</pre>		
TSRO = 0xE0;	/* Interrupt Flag Clear	*/
TFCR = 0xC0;	/* External clock input is enabled	*/
TOER = 0xFF;	/* FTIOA0 Input Enable	*/
TIORAO = 0x88;	/* Disables FTIOA0 output	*/
PCR60 = 0;	/* P60 input/FTIOA0 input pin	*/
$GRA0 = 0 \times 0400;$	/* Set input clock maximum value	*/
TIER0 = 0xE1;	/* IMFA Interrupt Enable	*/
endf = 0;	/* Clear end flag	*/
TCNT0 = 0x0000;	/* Clear TCNT0	*/
TSTR = 0xFD;	/* TCNT0 count start	*/
<pre>set_imask_ccr(0);</pre>	/* Interrupt Enable	*/
<pre>while(endf != 1);</pre>		
while(1);		
}		



/**************************************	******	*********/
/* Timer ZO Interrupt		*/
/**************************************	*****	**********/
void tz0int ( void )		
{		
unsigned char tmp;		
if(IMFA == 1){	/* Interrupt by IMFA flag	*/
<pre>tmp = IMFA;</pre>		
IMFA = 0;	/* Clear IMFA flag	*/
endf = 1;	/* Set end flag	*/
IMIEA = 0;	/* IMFA Interrupt Disable	*/
}		
}		

## Link address specifications

Section Name	Address
CV1	0x0000
CV2	0x0034
Р	0x0100
В	0xFB80



## **Revision Record**

Des	Descripti	on	
Date	Page	Summary	
Sep.29.03	_	First edition issued	
		Date Page	



Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.