

ClockMatrix™

Methods for Changing DPLL Settings during a Reference Switch

Abstract

This document explains how to configure a ClockMatrix to have different DPLL settings for different references.

Contents

1. Introduction	2
2. Using Predefined Configurations.....	2
2.1 Using Predefined Configurations in the GUI	2
2.2 Example Predefined Configuration for 25MHz and 1 PPS (1Hz)	2
3. Using Register Writes	4
3.1 Example Manual Configurations.....	5
3.2 DPLL Performance for the Example Configuration	6
4. Revision History	9

Figures

Figure 1. CLK0 Configuration	2
Figure 2. CLK1 Configuration	3
Figure 3. Channel 0	3
Figure 4. Loop Filter Configuration for DPLL0.....	4
Figure 5. Example TIE from JA to 8262 with Switch at 30 Seconds	6
Figure 6. Example TIE from JA to GNSS with Switch at 30 Seconds	7
Figure 7. Example TIE from 8262 to JA with Switch at 360 Seconds (6 Minutes)	7
Figure 8. Example TIE from GNSS to JA	8
Figure 9. Example TIE from 8262 to GNSS with Switch at 30 Seconds	8
Figure 10. Example TIE from GNSS to 8262 with Switch at 900 Seconds (15 Minutes)	9

Related Information

For more information, visit our website: [ClockMatrix™ Timing Solutions](#).

1. Introduction

A user of a ClockMatrix DPLL may need to change the configuration of a DPLL as it switches references because of input frequency or a required standard compliance. For two different configurations, the DPLL can change its settings during a reference switch automatically using predefined configurations or using manual register writes. For more than two DPLL configurations, the user must use the manual register write method.

2. Using Predefined Configurations

For this method, the DPLL settings are included in the loaded .tcs file.

There are two predefined configurations for each DPLL. They include Loop Bandwidth, Damping Factor, and Phase Slope Limiting. (There is also a Decimation Factor, which the GUI sets to “4x”.) The GUI sets each reference for group Predefined Config 0 or Predefined Config 1. The use of predefined configurations is set on a per DPLL basis, which are different references.

2.1 Using Predefined Configurations in the GUI

For cases with only two configurations, use the predefined configuration feature in ClockMatrix. When configuring the device through the configuration (.tcs) file, the user does not need to do any additional register writes after the system is running.

2.2 Example Predefined Configuration for 25MHz and 1 PPS (1Hz)

For this application, the device requires a high bandwidth for 25MHz on CLK0 and requires a low bandwidth for 1Hz input on CLK1. The example uses channel/DPLL 0. In Figure 1, the 25MHz input is set to predefined configuration 0 (pred0), and in Figure 2, the 1 PPS input is set to predefined configuration 1 (pred1). Channel 0 uses automatic switching between 0 and 1, and this also works with a manual reference selection. For DPLL parameters not listed under predefined configuration, both references use the same parameters.

The screenshot displays the 'CLK0 Config' window. It includes a 'Frequency' section with 'Goal Frequency' set to 25 and 'Actual Frequency' calculated as 25MHz. Below this is a 'Frequency Representation M/N' section with 'Numerator' at 25000000 and 'Denominator' at 0. The 'Input label' is empty, 'Sync pulse' is set to '(none)', and 'Inverse' is unchecked. The 'Divider' is set to 1, marked as 'bypassed'. 'Phase Offset (ps)' is set to 0ps. 'Input Protocol' is set to 'CMOS'. At the bottom, a dropdown menu for 'Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled:' is highlighted with a red box, showing 'pred0' selected.

Figure 1. CLK0 Configuration

CLK1 Config

Frequency
Goal Frequency: 1PPS

Frequency Representation M/N
Numerator: 1
Denominator: 0

Actual Frequency: 1PPS

Input label:
Sync pulse: (none) Enabled:
Inverse:
Divider: 1 bypassed
Phase Offset (ps): 0ps
Input Protocol: CMOS

Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled: **pred1**

Figure 2. CLK1 Configuration

Channel 0 Global Sync Enable

Mode of Operation: DPLL Mode
Profile: Jitter Attenuator
Sync PLL (loop filter bw 25mHz <= 10Hz)

Block Diagram: PFD → Decimator → Phase Control Word → **Digital Loop Filter** → Filtered Phase Error → Σ → System DPLL → DCO → Master Divider → 1PPS. Also includes Multi-Modulus Divider and <To Other Channels> output.

Combo Mode - Master (for Filtered source)
Filter input: integrator value only
Bandwidth: 0
Units: uHz
* Note that the unfiltered source is always from the sum of proportional and integrator of the Master.

Lock Criteria
Error: 1 * 100ns
Duration (sec): 1 100ns over 1 second

External Feedback
Enabled:
Reference: Input 0

Combo Mode - Slave
Enable primary combo source
Source: System DPLL
Filtered? use un-filtered source
Enable secondary combo source

Input Reference
Reference Mode: automatic
Hitless: PLL Feedback Src
Hitless type: HS type 1
Input clocks: 0,1
Revertive:
Configure

Alignment Mode
disabled

Write Timer Mode
simple holdover mode

Phase Offset
Goal: 0ps Actual: 0ps

Figure 3. Channel 0

Loop Filter Config for DPLL0

Max Frequency Offset: 0PPM

MAIN CONFIG

Loop Bandwidth: 25 Units: Hz

Damping Factor: 1.002, 0.02 dB, overdamp;

Phase slope limiting: 0ns/s (no limit)

Decimator factor: 0 bypassed

PREDEFINED CONFIGURATIONS

Enable predefined configurations

Predefined Config 0

Loop Bandwidth: 25 Units: Hz

Damping Factor: 1.002, 0.02 dB, overdamp;

Phase slope limiting: 0ns/s (no limit)

Decimator Factor: 4 100Hz

Predefined Config 1

Loop Bandwidth: 20 Units: mHz

Damping Factor: 1.002, 0.02 dB, overdamp;

Phase slope limiting: 0ns/s (no limit)

Decimator Factor: 0 bypassed

Figure 4. Loop Filter Configuration for DPLL0

3. Using Register Writes

Procedure:

1. Check that the DPLL is locked before starting the procedure using STATUS.DPLLn_STATUS.DPLL0_STATE[3:0].
2. Put the DPLL in holdover mode: DPLL_0.DPLL_MODE.STATE_MODE[2:0] → force holdover.
3. Change the settings on the DPLL:
 - Loop bandwidth, damping factor, phase slope limiting (PSL), decimation factor
 - Lock criteria
 - Fast lock settings
4. Change the reference for the DPLL.
5. Put the DPLL in automatic/manual mode to lock to new reference.
6. Change the DPLL mode to allow relocking process to begin by setting DPLLn_State_mode → automatic.

The automatic reference mode and the automatic DPLL state mode work differently. For a reference, the automatic mode selects a reference using the reference priority list. (Alternatively, a manual mode can be used to either select a reference or to use holdover if that reference is unavailable.) For a DPLL, automatic mode allows the DPLL to switch between its states automatically instead of being locked to a mode (such as forced holdover). **Note:** The DPLL state machine operates when the DPLL is in PLL_MODE = "PLL_MODE" rather than synthesizer or DCO modes.

Category	Register ^[1]	Trigger Register
Set DPLL State	DPLL_n.DPLL_MODE.STATE_MODE[2:0]	DPLL_n.DPLL_MODE
Get DPLL State	STATUS.DPLLn_STATUS.DPLL0_STATE[3:0]	N/A
Loop Bandwidth - value	DPLL_CTRL_n.DPLL_BW.DPLL_BW[13:0]	Self-triggering
Loop Bandwidth - unit	DPLL_CTRL_n.DPLL_BW.BW_UNIT[15:14]	Self-triggering
Damping factor	DPLL_CTRL_n.DPLL_DAMPING.DAMP_FTR[3:0]	Self-triggering
PSL	DPLL_CTRL_0.DPLL_PSL.DPLL_PSL[15:0]	Self-triggering
Decimation Factor	DPLL_CTRL_n.DPLL_BW_MULT. MULT[7:0]	Self-triggering
Lock Criteria - Value	DPLL_n.DPLL_LOCK_1. PHASE_LOCK_MAX_ERROR[5:0]	DPLL_n.DPLL_MODE
Lock Criteria - Unit	DPLL_n.DPLL_LOCK_1. PHASE_UNIT[7:6]	DPLL_n.DPLL_MODE
Fast lock – fast acquisition	DPLL_n.DPLL_FASTLOCK_CFG_0. LOCK_REC_FAST_ACQ_EN[6]	DPLL_n.DPLL_MODE
Fast lock – frequency snap	DPLL_n.DPLL_FASTLOCK_CFG_0. LOCK_REC_FREQ_SNAP_EN[4]	DPLL_n.DPLL_MODE
Fast lock – phase snap	DPLL_n.DPLL_FASTLOCK_CFG_0. LOCK_REC_PHASE_SNAP_EN[5]	DPLL_n.DPLL_MODE

1. In the ClockMatrix, the settings for a group of related registers (such as DPLL configuration) will not be applied until a trigger register is written. Other registers are self-triggering so their impact on the device is immediate. Trigger mode does not apply to status registers.

3.1 Example Manual Configurations

This example uses an application with three requested configurations for DPLL0: a very low bandwidth for GNSS (1Hz) up-convert, a SyncE compliant DPLL, and a high bandwidth for locking to a PTP clock.

Profile	Input Frequency	Bandwidth (Hz)	PSL (us/s)	Max Freq. Offset (ppm)	Lock Criteria (ns/s)	Fast Lock Enabled?
G.8262 option 2	25MHz	0.1	0.885	52	600	Yes – fast acquisition
GNSS Up-convert Lock to 1Hz	1 PPS (1Hz)	0.02	0.01	1	100	Yes – frequency snap/phase snap
PTP Clock	25MHz	25	Unlimited	244	10	No - Not required

All profiles use DPLL mode with hitless reference switching.

A user can dynamically change the DPLL BW settings while locked to a reference, however, Renesas does not recommend this method. This change can cause a change of state especially when changing the lock criteria. During the DPLL reconfiguration, the output should not glitch. **Note:** The DPLL does not check the criteria for fast lock until the next state transition (e.g., from locked to holdover to LOCKREQ (lock recovery) state). Renesas recommends setting the DPLL to holdover when making changes the DPLL configuration.

3.2 DPLL Performance for the Example Configuration

The following plots show a TIE (time interval error) capture for a DPLL switching between the profiles in the previous section.

Figure	From Profile	To Profile	Time of Switch	Notes
Figure 5	JA	8262	30 seconds	Lock immediate
Figure 6	JA	GNSS	30 seconds	Lock after 15 seconds
Figure 7	8262	JA	6 minutes	Lock immediate
Figure 8	GNSS	JA	12 minutes	Lock immediate
Figure 9	8262	GNSS	30 seconds	Lock after 15 seconds
Figure 10	GNSS	8262	15 minutes	Lock immediate

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: F_s=13.83 Hz; F_o=25.000000 MHz; *2020-10-22 2:59:07 PM*; *2020-10-22 3:00:08 PM*;
Agilent 53220A; Test: 51; Samples: 835; Fast Sampling; Ref ch1; T1/Time Data Only; T1 1->2;




Figure 5. Example TIE from JA to 8262 with Switch at 30 Seconds

Methods for Changing DPLL Settings during a Reference Switch Application Note

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: Fs=15.49 Hz; Fo=25.000000 MHz; *2020-10-22 3:01:45 PM*; *2020-10-22 3:21:45 PM*;
Agilent 53220A; Test: 52; Samples: 18595; Fast Sampling; Ref ch1; T1/Time Data Only; T1 1->2;




Figure 6. Example TIE from JA to GNSS with Switch at 30 Seconds

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: Fs=16.05 Hz; Fo=25.000000 MHz; *2020-10-22 3:26:04 PM*; *2020-10-22 3:33:35 PM*;
Agilent 53220A; Test: 53; Samples: 7226; Fast Sampling; Ref ch1; T1/Time Data Only; T1 1->2;




Figure 7. Example TIE from 8262 to JA with Switch at 360 Seconds (6 Minutes)

Methods for Changing DPLL Settings during a Reference Switch Application Note

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: Fs=16.21 Hz; Fo=25.000000 MHz; *2020-10-22 3:34:52 PM*; *2020-10-22 3:49:53 PM*;
Agilent 53220A; Test: 54; Samples: 14601; Fast Sampling; Ref ch1; TI/Time Data Only; TI 1->2;




Figure 8. Example TIE from GNSS to JA

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: Fs=7.769 Hz; Fo=25.000000 MHz; *2020-10-22 4:44:23 PM*; *2020-10-23 2:15:49 PM*;
Agilent 53220A; Test: 55; Samples: 602008; Fast Sampling; Decimate: 2; Total Points: 1204019; Ref ch1; TI/Time Data Only; TI 1->2;




Figure 9. Example TIE from 8262 to GNSS with Switch at 30 Seconds

Methods for Changing DPLL Settings during a Reference Switch Application Note

Symmetricon TimeMonitor Analyzer
Phase deviation in units of time: Fs=16.09 Hz; Fo=25.000000 MHz; *2020-10-29 4:11:27 PM*; *2020-10-29 4:31:39 PM*;
Agilent 53220A; Test: 60; Samples: 19497; Fast Sampling; Ref ch1; T1/Time Data Only; T1 1-32;




Figure 10. Example TIE from GNSS to 8262 with Switch at 900 Seconds (15 Minutes)

4. Revision History

Revision	Date	Description
1.0	Nov.4.20	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.