

DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH

By Bhanu V. R. Nanduri

INTRODUCTION

This application note describes a concise design approach to expand in depth IDT's synchronous FIFOs. As an example we will use the IDT72211 synchronous FIFO to demonstrate depth expansion using the ring counter approach. The discussion in this paper is however applicable to expand in depth all synchronous FIFOs from IDT. The first part of this paper discusses how one can expand in depth two IDT72211 synchronous FIFOs with the help of two industry standard PALs the 20R8s. The second part of this note discusses how one can accomplish depth expansion using four IDT72211s using three 20R8s, that is identical in pin out to a single large four-deep IDT72211. All PALs were programmed using "Capilano Computing Systems LPLC[™] PLD software package" and a copy of the PAL programs is presented at the end of this paper. As the density and speed of industry standard PALs increases, it should be possible to expand in depth more of these FIFOs with a fewer number of PALs and with minimal loss in performance.

Traditionally, asynchronous FIFOs have been expanded in depth with the help of the \overline{XI} and \overline{XO} pins provided on these FIFOs. These FIFOs are cascaded in depth by connecting the \overline{XO} pin of the present FIFO to the \overline{XI} pin of the next FIFO in the cascade. This procedure is carried out for all the FIFOs in the cascade until the last FIFO in the cascade is reached. The \overline{XO} pin of the last FIFO in the chain is connected to the \overline{XI} pin of the first FIFO to complete the ring. A pin called the first load pin (FL) on one of the FIFOs is grounded to indicate that the first write and read operations will begin in that FIFO. The \overline{FL} pins of all the other FIFOs in the cascade are however tied to Vcc. The Full flags of all the FIFOs are ORed to provide a composite Full flag, similarly the Empty flags of all the FIFOs are ORed to provide a composite Empty flag. The user is urged to refer to IDTs technical note TN-09 "Cascading FIFOs or FIFO Modules" for further information on expanding asynchronous FIFOs.

The IDT72215 and the IDT72225 Synchronous FIFOs are provided with two pairs of \overline{XI} and \overline{XO} pins to assist the user in expanding these FIFOs using the daisy chain arrangement. One pair of \overline{XI} and \overline{XO} pins are used to synchronize write operations in the cascade and are controlled by the WCLK, while the other pair of \overline{XI} and \overline{XO} pins are used to synchronize read operations in the cascade and are controlled by the RCLK. Because of the \overline{XI} and \overline{XO} pins on the IDT72215 and the IDT72225 the daisy chain arrangement used in asynchronous FIFO expansion can be likewise used.

DEPTH EXPANSION OF IDT72211 SYNCFIFOS™

In this section we shall describe how to expand in depth the IDT72211 synchronous FIFO without any \overline{XI} and \overline{XO} pins. This discussion as stated earlier is applicable for expanding in depth all synchronous FIFOs from IDT. The expansion we will describe uses one ring counter to supervise the write operations and another ring counter to supervise the read operations. As a first step let us expand in depth two IDT72211s. Figure 1 illustrates the arrangement to carry out this two-deep depth expansion, the PAL labelled WRENCNTLR supervises the write operations whereas the PAL labelled RENCNTLR supervises the read operations. In addition to carrying out the write and the read operations these PALs also generate the Almost Full, Almost Empty, Full and Empty Flags for the expanded FIFO. Write operations in the IDT72211 are carried out when the two write enables are asserted and occur synchronously on the rising edge of the WCLK. Similarly the read operations are carried out when the two read enables are asserted and occur synchronously on the rising edge of the RCLK. The RCLK and the WCLK inputs of the FIFO can be tied together and connected to a system clock or they can be separately connected to two separate system clocks. The two system clocks can be of either the same frequency or different frequencies as long as the minimum clock period of the device is not violated. IDT synchronous FIFOs have a one deep pipelined architecture and because of this there will be a read latency of one cycle after reset.



Figure 1.

2



DESCRIPTION OF THE WRITE ENABLE CONTROLLER (WRENCNTLR)

The write enable controller (WRENCNTLR) is implemented using a fast (tpd = 7.5ns) industry standard 20R8 PAL. Write operations start when the user asserts the write clock and the global write enable "WEN" input to the WRENCNTLR. Write operations are performed synchronously and occur on the rising edge of the WCLK. After reset, the first write operation starts in FIFO A, the second in FIFO B, the third in FIFO A and the fourth in FIFO B. This pattern is repeated for all subsequent write operations. WEN2 inputs of FIFOs A and B are tied to the global write enable "WEN" as shown. The WRENCNTLR provides separate WEN1 strobes to each FIFO. These strobes have been labelled WEN A and WEN B. A user can stop the write operations to the FIFO by deasserting the global write enable (WEN) input. This will ensure that the WRENCNTLR will stall the present WEN1 signal and not generate the next WEN1 pulse. Care has been taken to ensure that even if the user asserts the global write enable (WEN) input to the WRENCNTLR, the WRENCNTLR will not generate the next WEN1 pulse when the composite Full flag is asserted. The composite Full flag will be asserted when all the FIFOs in the cascade have their Full flags asserted. The WRENCNTLR thus remains in the same state until the composite Full flag is deasserted ensuring that the same write sequence is maintained. The WRENCNTLR will generate an Almost Full flag only when any one of the FIFOs asserts a Full flag. This gives the user a prior warning of one word that he is approaching the end of his data queue. All outputs generated by the WRENCNTLR occur synchronously and are asserted and deasserted on the rising edge of the WCLK.

The FIFOs will each assert their Full flags after 512 words have been written into them but only if no read operations had occurred during this period. A write operation that is performed while the Full flag is asserted is ignored by the FIFOs. Internal to the IDT72211 and transparent to the user is a write inhibit signal that is generated when the FIFO is full. This signal blocks out any subsequent write operations that occur, ensuring that the state of the internal write pointer is not altered and the data in the FIFO is not overwritten.

DESCRIPTION OF THE READ ENABLE CONTROLLER (RENCNTLR)

The read enable controller (RENCNTLR) like the write enable controller is implemented using a fast industry standard PAL, the 20R8. Read operations start when the user enables the read clock (RCLK) and asserts the active low global read enable input (REN) and the active low global output enable input (GOEN) to the RENCNTLR. In our design read sequences are identical to write sequences. Hence after reset the first read starts in FIFO A, the second in FIFO B, the third in FIFO A and the fourth in FIFO B. This pattern is repeated for all subsequent read operations. The REN2 inputs of FIFOs labelled A and B are tied to the global read enable "REN" as shown. The RENCNTLR provides separate REN1 strobes to each FIFO, these REN1 signals have been labelled

REN A and REN B, in addition the RENCNTLR provides separate output enables labelled OEN A and OEN B. OEN A follows REN_A and OEN_B follows REN_B. A user wishing to stop the read operations can do so by deasserting the global read enable (REN) input to the RENCNTLR. This will ensure that the RENCNTLR will stall the present REN1 signal and not generate the next REN1 pulse. Care has been taken to ensure that even if the user asserts the global read enable (\overline{REN}) to the RENCNTLR, the RENCNTLR will not generate the next REN1 pulse if the composite Empty flag is asserted. The RENCNTLR thus remains in the same state until the composite Empty flag is deasserted thus ensuring that the same read sequence is maintained. The RENCNTLR will generate an Almost Empty flag only when one of the FIFOs asserts its Empty flag. This give the user a prior warning of one word that he is approaching the end of his data queue. The RENCNTLR also generates the composite Empty flag when both the FIFOs in the cascade assert their Empty flags. All outputs generated by the RENCNTLR occur synchronously and are asserted and deasserted on the rising edge of the RCLK.

The IDT72211 synchronous FIFO is provided with a transparent output register on the read port. This register is loaded with a new word once every read cycle (provided the FIFO is not empty). This register puts its contents on the output bus only when the output enable input (\overline{OE}) is asserted. The function of this output register is to allow the user multiple reads of the same word without incrementing the internal read pointer. A user interested in reading the same word multiple times without altering the state of the internal read pointer can do so by disabling the REN1 and REN2 inputs to the FIFO while asserting its output enable. The user can then sample the output pins of the FIFO once every read clock cycle multiple times. The user can also skip sampling certain data by deasserting the output enable (\overline{OE}) while asserting the read enables (REN1) and (REN2).

A user wishing to read the same word in our expanded FIFO without incrementing the read pointer can do so by deasserting the global read enable (REN) input while asserting the global output enable (GOEN) of the RENCNTLR. This operation stalls the read operations and the data in the output register can then be sampled. The user can then sample this output once every read clock cycle for multiple read cycles. Since the IDT SyncFIFOs have a one deep pipelined architecture, depth expansion as described in this section will result in a read latency of one cycle after reset.

The FIFOs each assert their respective Empty flags after 512 words have been read from them and only if no write operations had occurred during this period. A read operation that is performed while an Empty flag is asserted is ignored by the FIFO, it will still however supply the last word read from the FIFO. Internal to the IDT72211 and transparent to the user is a read inhibit signal that is generated when the FIFO is empty. This signal, analogous to the write inhibit signal, is used to block out any subsequent read operations that occur, ensuring that the state of the internal read pointer is not altered and data in the FIFO's RAM array is not re-read.

TIMING REQUIREMENTS

Figure 2. and Figure 3. illustrate the timing waveforms for the write and read operations. The timing parameters for the Synchronous FIFO expansion are shown in Table 1. To operate the 15ns IDT72211 Synchronous FIFO we would need a 20R8 PAL whose maximum tco is 4ns. As these devices are not yet available in these speed grades we have to operate our 15ns FIFOs with a clock period of 17.5ns minimum. The reason for this is that the RENCNTLR asserts the read and output enable signals on the rising edge of the RCLK but with a maximum delay of 6.5ns induced by the PAL. The IDT72211 has a toE specified at 8ns maximum, this

implies that 14.5ns (tcO + tOE = 6.5 + 8ns) after the rising edge of the RCLK, data will be available for sampling. Assuming the sampling side samples the output of the FIFOs also on the rising edge of the RCLK, this leaves only 0.5ns (tCLK - tCO - tOE = 15 - 14.5ns) before the next arrival of a positive edge on the RCLK. This duration may be too short for the sampling side's set-up time requirements. Therefore if we use the RCLK period of 17.5ns, this would give the sampling side a data setup time of 3ns, which is a reasonable data set-up time. The user is urged to refer to the IDT72211 and the 20R8 PAL's data sheets for more information on the timing requirements.

Parameter Symbol	Parameter Description	Min.	Max.
tCO	PAL's Clock to output delay	3ns	6.5ns
ts	PAL's Set-up time to clock	7ns	_
tRSS	FIFO's reset set-up time	10ns	
tENS	FIFO's enable set-up time	4ns	-
tenh	FIFO's enable hold time	1ns	_
tDS	FIFO's data set-up time	4ns	
tDH	FIFO's data hold time	1ns	_
tOE	FIFO's output enable time		8ns
tonz	FIFO's output disable time		8ns
t CLK	FIFO and PAL Clock period	17.5ns	_
			2702 tbl 0'

Table 1.

© 2019 Renesas Electronics Corporation





Figure 2. Write Cycle Timing

2702 drw 02





FOUR DEEP DEPTH EXPANSION OF THE IDT72211 SYNCFIFOS ™

The discussion on the two deep depth expansion using the ring counter approach, described earlier is also applicable in this section for a four-deep depth expansion. Figure 4 illustrates the four-deep depth expansion. Write operations will start when the user asserts the write clock (WCLK) and the active high global write enable "WEN" input to the WRENCNTLR. Write operations are performed synchronously and occur on the rising edge of the WCLK. After reset, the first write operation starts in FIFO A, the second in FIFO B, the third in FIFO C and the fourth in FIFO D. This pattern is repeated for all subsequent write operations. WEN2 inputs of FIFOs A, B, C and D are tied to the global write enable "WEN" as shown. The WRENCNTLR provides separate WEN1 strobes to each FIFO. These strobes have been labelled WEN A, WEN B, WEN_C and WEN_D. A user can stop the write operations to the FIFO by deasserting the global write enable (WEN) input. This will ensure that the WRENCNTLR will stall the present WEN1 signal and not generate the next WEN1 pulse. Even if the user asserts the global write enable (WEN) input to the WRENCNTLR, the WRENCNTLR will not generate the next WEN1 pulse while the composite Full flag is asserted. The WRENCNTLR thus remains in the same state until the composite Full flag is deasserted ensuring that the same write sequence is maintained. The WRENCNTLR will generate an Almost Full flag only when any one of the FIFOs asserts a Full flag. This gives the user a prior warning of three words that he is approaching the end of his data queue. The WRENCNTLR will also generate a composite Full flag when all the FIFOs assert their Full flags. All outputs generated by the WRENCNTLR occur synchronously and are asserted and deasserted on the rising edge of the WCLK.

In the four-deep depth expanded FIFO design we need to generate four read enables and four output enables to perform the read operations successfully. In addition we need to generate an Almost Empty Flag and a composite Empty Flag. The 20R8 PALs that we are using have a maximum of eight outputs only, hence this implies that we need to use at least two 20R8s to perform the read operations successfully. As the density and the functional capabilities of PALs increases it should be possible to implement the RENCNTLR using a single PAL.

Read operations start when the user enables the read clock (RCLK) and asserts the active low global read enable input ($\overline{\text{REN}}$) to the RENCNTLR, in addition the user will have to assert the global ($\overline{\text{GOEN}}$) input to the OENCNTLR. The OENCNTLR generates the separate output enable inputs to

FIFOs labelled A, B, C and D. In our design read sequences are identical to write sequences. Hence after reset the first read starts in FIFO A, the second in FIFO B, the third in FIFO C and the fourth in FIFO D. This pattern is repeated for all subsequent read operations. The REN2 inputs of FIFOs labelled A, B, C and D are tied to the global read enable "REN" as shown. The RENCNTLR provides a separate REN1 strobe to each FIFO, these strobes have been labelled REN_A, REN_B, REN_C, and REN_D. A user wishing to stop the read operations can do so by deasserting the global read enable (REN) input to the RENCNTLR. This will ensure that the RENCNTLR will stall the present REN1 signal and not generate the next REN1 pulse. Even if the user asserts the global read enable (REN) to the RENCNTLR, the RENCNTLR will not generate the next REN1 pulse if the present FIFO in the cascade has its Empty flag asserted. The RENCNTLR thus remains in the same state until the composite Empty flag is deasserted thus ensuring that the same read sequence is maintained. The RENCNTLR will generate an Almost Empty flag only when one of the FIFOs asserts its Empty flag. This give the user a prior warning of three words that he is approaching the end of his data queue. The RENCNTLR also generates the composite Empty flag when all the FIFOs in the cascade assert their Empty flags. All outputs generated by the RENCNTLR occur synchronously and are asserted and deasserted on the rising edge of the RCLK. The OENCNTLR generates separate output enables to the FIFOs, these separate output enables OEN A, OEN B, OEN C and OEN D follow the read enables REN_A, REN_B, REN_C and REN_D.

A user wishing to read the same word in our expanded FIFO without incrementing the read pointer can do so by deasserting the global read enable (REN) input to the RENCNTLR and asserting the global output enable (GOEN). This operation stalls the read operation but will assert the output enable of one of the FIFOs which contains the data to be sampled. The user can then sample this output once every read clock cycle for multiple read cycles. Because of this one deep pipelined architecture there occurs a read latency of one cycle after reset in our four deep FIFO expansion.

SUMMARY

Expanding Synchronous FIFOs in depth can be very easily accomplished as discussed in this paper with minimum external logic. As the density, functionality and speed of industry standard PALs increases, it will be possible to expand these FIFOs to even larger depths without incurring any loss in performance.





2702 drw 04

© 2019 Renesas Electronics Corporation

DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH

{AUTHOR: COMPANY: DATE: }	BHANU V. R. NANDURI INTEGRATED DEVICE TECHNOLOGY 01/24/89		
MODULE X2WENC	NTLR;	<pre>{ THIS PAL IS USED TO CONTROL THE WRITE OPERATIONS IN A TWO DEEP X9 OR X8 FIFO EXPANSION SCHEME }</pre>	
TITLE X2WENCN TYPE MMI 20R8	TLR; ;;		
INPUTS;			
{WCLK	NODE[PIN1]; }	{WCLK INPUT}	
RS	NODE[PIN2];	{SYNCHRONOUS RESET INPUT}	
FFA	NODE[PIN3];	`````	
FFB	NODE[PIN4];		
WEN	NODE[PIN5];		
C0	NODE[PIN22];		
WEN_A	NODE[PIN20];		
WEN_B	NODE[PIN19];		
FF	NODE[PIN15];		
OUTPUTS;			
WEN_A	NODE[PIN20];	{WEN1 TO FIFO A}	
WEN_B	NODE[PIN19];	{WEN1 TO FIFO B}	
AFF	NODE[PIN16];	{ALMOST FULL FLAG FOR THE EXPANSION}	
FF	NODE[PIN15];	$\{FULL FLAG FOR THE EXPANSION\}$	
C0	NODE[PIN22];	{C0 IS BIT 0 OF THE TWO BIT COUNTER}	
TERMS;			
CO NOT :=	CO NOT := RS AND !WEN AND !WEN_A AND FF AND CO OR RS AND !WEN AND !WEN_B AND !FF AND !CO OR RS AND !WEN AND WEN_A AND WEN_B AND !FF AND !CO OR RS AND WEN AND !WEN_B AND !CO OR RS AND WEN AND WEN_A AND WEN_B AND !CO;		
WEN_A NOT:= R	'S AND !WEN AND RS AND !WEN AN RS AND !WEN AN	WEN_B AND WEN_A AND C0 OR ID !WEN_B AND FF AND !C0 OR ID !WEN_A AND !FF AND C0;	
WEN_B NOT:= R	'S AND !WEN AND RS AND !WEN AN RS AND !WEN AN	WEN_B AND WEN_A AND !C0 OR ID !WEN_A AND FF AND C0 OR ID !WEN_B AND !FF AND !C0;	
AFF NOT := !	FFA AND FFB OR FFA AND !FFB O !FFA AND !FFB;	R	
FF NOT := ! END; END X2WENCNTL	FFA AND !FFB; .R.		

DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH

{AUTHOR:

AUTHOR:	BHANU V. R. NANDURI
COMPANY:	INTEGRATED DEVICE TECHNOLOGY
DATE:	01/24/89
}	
MODULE X2RENO	INTLR; { THIS PAL IS USED TO CONTROL THE
	READ OPERATIONS IN A TWO DEEP
	X9 OR X8 FIFO EXPANSION SCHEME }
TITLE X2RENCL	, VTLR;
TYPE MMI 20R8	3;
INPUTS;	
{WCLK	NODE[PIN1];} {RCLK INPUT}
RS	NODE[PIN2]; {SYNCHRONOUS RESET INPUT}
EFA	NODE[PIN3];
EFB	NODE[PIN4];
REN	NODE[PIN5];
OEN	NODE[PIN6];
C0	NODE[PIN22];
REN A	NODE[PIN20];
REN B	NODE[PIN19];
OEN A	NODE[PIN18];
OEN B	NODE[PIN17];
EF	NODE[PIN15];
	1001[11110]/
OUTPUTS;	
0011010,	
REN A	NODE[PIN20]; {REN1 TO FIFO A}
REN B	NODE[PIN19]; {REN1 TO FIFO B}
OEN A	$NODE[PTN18]; {OEN1 TO FIFO A}$
OEN B	NODE[PIN17]; {OEN1 TO FIFO B}
AEE	NODE[PIN16]: {ALMOST EMPTY FLAG FOR THE EXPANSION}
FF	NODE[$TINIS$]; {FMDTV FLAG FOR THE EXDANGTON}
CO	NODE[PIN22]: {CO IS BIT O OF THE TWO BIT COINTER}
0	
TERMS;	
CO NOT :=	RS AND IREN AND IREN A AND EF AND CO OR
	RS AND !REN AND !REN B AND !EF AND !CO OR
	RS AND REN AND !REN B AND !CO OR
	RS AND REN AND REN A AND REN B AND 100 OR
	RS AND IREN AND REN A AND REN B AND 100:
REN A NOT :=	RS AND IREN AND REN B AND REN A AND CO OR
	RS AND IREN AND IREN B AND EF AND ICO OR
	RS AND IREN AND IREN A AND IEF AND CO:
REN B NOT :=	RS AND IREN AND REN B AND REN A AND ICO OR

- REN_B NOT := RS RS AND !REN AND !REN_A AND EF AND CO OR RS AND !REN AND !REN_B AND !EF AND !CO;
- OEN_A NOT := RS AND !OEN AND !OEN_A AND REN_A AND REN_B AND CO OR RS AND !OEN AND !OEN_B AND !REN_A AND EF AND CO OR RS AND !OEN AND OEN_A AND OEN_B AND REN_A AND REN_B AND CO OR RS AND !OEN AND OEN_A AND OEN_B AND !REN_A AND EF AND CO;

10

OEN_B NOT	:= RS AND !OEN AI RS AND !OEN AI RS AND !OEN AI RS AND !OEN AI	ND !OEN_B AND REN_A AND REN_B AND !C0 OR ND !OEN_A AND !REN_B AND EF AND !C0 OR ND OEN_A AND OEN_B AND REN_A AND REN_B AND !C0 OR ND OEN_A AND OEN_B AND !REN_B AND EF AND !C0;
AEF NOT :	= !EFA AND EFB OR EFA AND !EFB OR !EFA AND !EFB;	2
EF NOT :	= !EFA AND !EFB;	
END; END X2RENC	NTLR.	
{AUTHOR: COMPANY: DATE: }	BHANU V. R. N INTEGRATED DE 01/24/89	IANDURI VICE TECHNOLOGY
MODULE WEN	ICNTLR;	<pre>{ THIS PAL IS USED TO CONTROL THE WRITE OPERATIONS IN A FOUR DEEP X9 OR X8 FIFO EXPANSION SCHEME }</pre>
TITLE WENC TYPE MMI 2	NTLR; 20R8;	
INPUTS;		
{WCLK	NODE[PIN1];}	{WCLK INPUT}
RS	NODE[PIN2];	{SYNCHRONOUS RESET INPUT}
FFA	NODE[PIN3];	
FFB	NODE[PIN4];	
FFC	NODE[PIN5];	
F'F'D	NODE[PIN6];	
WEN	NODE[PIN/];	
CU C1	NODE[PINZ2];	
WEN A	NODE[PIN21]	
WEN B	NODE[PIN19];	
WEN C	NODE[PIN18];	
WEN D	NODE[PIN17];	
FF	NODE[PIN15];	
OUTPUTS;		
WEN_A	NODE[PIN20];	{WEN1 TO FIFO A}
WEN_B	NODE[PIN19];	{WEN1 TO FIFO B}
WEN_C	NODE[PIN18];	{WEN1 TO FIFO C}
WEN_D	NODE[PIN17];	{WEN1 TO FIFO D}
AFF	NODE[PIN16];	{ALMOST FULL FLAG FOR THE EXPANSION}
FF	NODE[PIN15];	{FULL FLAG FOR THE EXPANSION}
C0	NODE[PIN22];	{CO IS BIT 0 OF THE TWO BIT COUNTER}
C1	NODE[PIN21];	{C1 IS BIT 1 OF THE TWO BIT COUNTER}

TERMS; RS AND !WEN AND !WEN_A AND FF AND CO OR CO NOT := RS AND !WEN AND !WEN_C AND FF AND CO OR RS AND !WEN AND !WEN_B AND !FF AND !CO OR RS AND !WEN AND !WEN_D AND !FF AND !CO OR RS AND WEN AND !WEN_B AND !CO OR RS AND WEN AND !WEN_D AND !CO OR RS AND WEN AND WEN_A AND WEN_B AND WEN_C AND WEN_D AND !C0 OR RS AND !WEN AND WEN_A AND WEN_B AND WEN_C AND WEN_D AND !CO; C1 NOT := RS AND !WEN AND !WEN B AND FF AND C1 OR RS AND !WEN AND !WEN_C AND FF AND !C1 OR RS AND !WEN AND !WEN_C AND !FF AND !C1 OR RS AND !WEN AND !WEN_D AND !FF AND !C1 OR RS AND WEN AND !WEN_C AND !C1 OR RS AND WEN AND !WEN_D AND !C1 OR RS AND WEN AND WEN_A AND WEN_B AND WEN_C AND WEN_D AND !C1 OR RS AND !WEN AND WEN_A AND WEN_B AND WEN_C AND WEN_D AND !C1; WEN_A NOT := RS AND !WEN AND WEN_D AND WEN_C AND WEN_B AND WEN_A AND CO AND C1 OR RS AND !WEN AND !WEN_D AND FF AND !C0 AND !C1 OR RS AND !WEN AND !WEN_A AND !FF AND CO AND C1; WEN B NOT := RS AND !WEN AND WEN D AND WEN C AND WEN B AND WEN A AND !CO AND C1 OR RS AND !WEN AND !WEN_A AND FF AND CO AND C1 OR RS AND !WEN AND !WEN_B AND !FF AND !CO AND C1; WEN_C NOT := RS AND !WEN AND WEN_D AND WEN_C AND WEN_B AND WEN_A AND CO AND !C1 OR RS AND !WEN AND !WEN_B AND FF AND !CO AND C1 OR RS AND !WEN AND !WEN_C AND !FF AND CO AND !C1; WEN_D NOT := RS AND !WEN AND WEN_D AND WEN_C AND WEN_B AND WEN_A AND !CO AND !C1 OR RS AND !WEN AND !WEN_C AND FF AND CO AND !C1 OR RS AND !WEN AND !WEN D AND !FF AND !C0 AND !C1; AFF NOT := !FFA AND FFB AND FFC AND FFD OR FFA AND !FFB AND FFC AND FFD OR FFA AND FFB AND !FFC AND FFD OR FFA AND FFB AND FFC AND !FFD OR !FFA AND !FFB AND !FFC AND !FFD; FF NOT := !FFA AND !FFB AND !FFC AND !FFD; END;

END WENCNTLR.

DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH

BHANU V. R. NANDURI

INTEGRATED DEVICE TECHNOLOGY

{AUTHOR:

COMPANY:

DATE: }	01/24/89	
MODULE RENCNI	'LR;	<pre>{ THIS PAL IS USED TO CONTROL THE READ OPERATIONS IN A FOUR DEEP X9 OR X8 FIFO EXPANSION SCHEME }</pre>
TITLE RENCNTL	iR;	
TYPE MMI 20R8	3;	
INPUTS;		
{WCLK	NODE[PIN1];}	{RCLK INPUT}
RS	NODE[PIN2];	{SYNCHRONOUS RESET INPUT}
EFA	NODE[PIN3];	
EFB	NODE[PIN4];	
EFC	NODE[PIN5];	
EFD	NODE[PIN6];	
REN	NODE[PIN7];	
C0	NODE[PIN22];	
C1	NODE[PIN21];	
REN_A	NODE[PIN20];	
REN_B	NODE[PIN19];	
REN_C	NODE[PIN18];	
REN_D	NODE[PIN17];	
EF	NODE[PIN15];	
OUTPUTS;		
REN_A	NODE[PIN20];	{REN1 TO FIFO A}
REN_B	NODE[PIN19];	{REN1 TO FIFO B}
REN_C	NODE[PIN18];	{REN1 TO FIFO C}
REN_D	NODE[PIN17];	{REN1 TO FIFO D}
AEF	NODE[PIN16];	{ALMOST EMPTY FLAG FOR THE EXPANSION}
EF	NODE[PIN15];	{EMPTY FLAG FOR THE EXPANSION}
C0	NODE[PIN22];	{CO IS BIT O OF THE TWO BIT COUNTER}
C1	NODE[PIN21];	{C1 IS BIT 1 OF THE TWO BIT COUNTER}
TERMS;		
C0 NOT :=	RS AND !REN AN RS AND !REN AN RS AND !REN AN RS AND !REN AND RS AND REN AND RS AND REN AND RS AND REN AND REN_D AND !CO	D !REN_A AND EF AND CO OR D !REN_C AND EF AND CO OR D !REN_B AND !EF AND !CO OR D !REN_D AND !EF AND !CO OR !REN_B AND !CO OR !REN_D AND !CO OR REN_A AND REN_B AND REN_C AND OR D REN A AND REN B AND REN C AND REN D AND !CO;

C1 NOT := RS AND !REN AND !REN_B AND EF AND C1 OR RS AND !REN AND !REN_C AND EF AND !C1 OR RS AND !REN AND !REN C AND !EF AND !C1 OR RS AND !REN AND !REN_D AND !EF AND !C1 OR RS AND REN AND !REN_C AND !C1 OR RS AND REN AND !REN_D AND !C1 OR RS AND REN AND REN_A AND REN_B AND REN_C AND REN_D AND !C1 OR RS AND !REN AND REN_A AND REN_B AND REN_C AND REN_D AND !C1; REN_A NOT := RS AND !REN AND REN_D AND REN_C AND REN_B AND REN_A AND CO AND C1 OR RS AND !REN AND !REN_D AND EF AND !C0 AND !C1 OR RS AND !REN AND !REN_A AND !EF AND CO AND C1; REN_B NOT := RS AND !REN AND REN_D AND REN_C AND REN_B AND REN_A AND !CO AND C1 OR RS AND !REN AND !REN_A AND EF AND CO AND C1 OR RS AND !REN AND !REN_B AND !EF AND !CO AND C1; REN_C NOT := RS AND !REN AND REN_D AND REN_C AND REN_B AND REN_A AND CO AND !C1 OR RS AND !REN AND !REN_B AND EF AND !C0 AND C1 OR RS AND !REN AND !REN_C AND !EF AND CO AND !C1; REN_D NOT := RS AND !REN AND REN_D AND REN_C AND REN_B AND REN_A AND !CO AND !C1 OR RS AND !REN AND !REN_C AND EF AND CO AND !C1 OR RS AND !REN AND !REN_D AND !EF AND !C0 AND !C1; AEF NOT := !EFA AND EFB AND EFC AND EFD OR EFA AND !EFB AND EFC AND EFD OR EFA AND EFB AND !EFC AND EFD OR EFA AND EFB AND EFC AND !EFD OR !EFA AND !EFB AND !EFC AND !EFD; EF NOT := !EFA AND !EFB AND !EFC AND !EFD;

EF NOT := !EFA AND !EFB AND !EFC AND !EFD; END; END RENCNTLR.

DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH

{AUTHOR: BHANU V. R. NANDURI COMPANY: INTEGRATED DEVICE TECHNOLOGY DATE: 01/24/89 } { THIS PAL IS USED TO CONTROL THE MODULE OENCNTLR; READ OPERATIONS IN A FOUR DEEP X9 OR X8 FIFO EXPANSION SCHEME } TITLE OENCNTLR; TYPE MMI 20R8; INPUTS; {RCLK NODE[PIN1]; } {RCLK INPUT} RS NODE[PIN2]; {SYNCHRONOUS RESET INPUT} NODE[PIN3]; EF NODE[PIN4]; GOEN NODE[PIN5]; REN_A REN_B NODE[PIN6]; REN_C NODE[PIN7]; REN_D NODE[PIN8]; REN NODE[PIN9]; C0 NODE[PIN22]; C1 NODE[PIN21]; NODE[PIN20]; OEN_A OEN_B NODE[PIN19]; NODE[PIN18]; OEN_C NODE[PIN17]; OEN_D OUTPUTS; CO NODE[PIN22]; {C0 IS BIT 0 OF THE TWO BIT COUNTER} NODE[PIN21]; {C1 IS BIT 1 OF THE TWO BIT COUNTER} C1NODE[PIN20]; {OE TO FIFO A} OEN A NODE[PIN19]; {OE TO FIFO B} OEN B NODE[PIN18]; {OE TO FIFO C} OEN C OEN_D NODE[PIN17]; {OE TO FIFO D} TERMS; CO NOT := RS AND !REN AND !REN_A AND EF AND CO OR RS AND !REN AND !REN_C AND EF AND CO OR RS AND !REN AND !REN B AND !EF AND !CO OR RS AND !REN AND !REN D AND !EF AND !CO OR RS AND REN AND !REN B AND !CO OR RS AND REN AND !REN_D AND !CO OR RS AND REN AND REN_A AND REN_B AND REN_C AND REN D AND !CO OR RS AND !REN AND REN_A AND REN_B AND REN_C AND REN_D AND !CO; C1 NOT := RS AND !REN AND !REN_B AND EF AND C1 OR RS AND !REN AND !REN C AND EF AND !C1 OR RS AND !REN AND !REN_C AND !EF AND !C1 OR RS AND !REN AND !REN_D AND !EF AND !C1 OR RS AND REN AND !REN_C AND !C1 OR RS AND REN AND !REN_D AND !C1 OR RS AND REN AND REN_A AND REN_B AND REN_C AND REN D AND !C1 OR RS AND !REN AND REN_A AND REN_B AND REN_C AND REN_D AND !C1;

OEN_A NOT := RS AND !GOEN AND !OEN_A AND REN_D AND REN_C AND REN_B AND REN_A AND

CO AND C1 OR RS AND !GOEN AND !OEN_D AND !REN_A AND EF AND CO AND C1 OR RS AND !GOEN AND !OEN_D AND !EF AND CO AND C1 OR RS AND !GOEN AND !OEN_A AND !EF AND CO AND C1 OR RS AND !GOEN AND OEN_D AND OEN_C AND OEN_B AND OEN_A AND !REN_A AND EF AND C0 AND C1; OEN_B NOT := RS AND !GOEN AND !OEN_B AND REN_D AND REN_C AND REN_B AND REN_A AND !CO AND C1 OR RS AND !GOEN AND !OEN_A AND !REN_B AND EF AND !CO AND C1 OR RS AND !GOEN AND !OEN_A AND !EF AND !CO AND C1 OR RS AND !GOEN AND !OEN_B AND !EF AND !C0 AND C1 OR RS AND !GOEN AND OEN_D AND OEN_C AND OEN_B AND OEN_A AND !REN_B AND EF AND !C0 AND C1; OEN_C NOT := RS AND !GOEN AND !OEN_C AND REN_D AND REN_C AND REN_B AND REN_A AND CO AND !C1 OR RS AND !GOEN AND !OEN_B AND !REN_C AND EF AND CO AND !C1 OR RS AND !GOEN AND !OEN_B AND !EF AND CO AND !C1 OR RS AND !GOEN AND !OEN_C AND !EF AND CO AND !C1 OR RS AND !GOEN AND OEN_D AND OEN_C AND OEN_B AND OEN_A AND !REN_C AND EF AND CO AND !C1; OEN_D NOT := RS AND !GOEN AND !OEN_D AND REN_D AND REN_C AND REN_B AND REN_A AND !CO AND !C1 OR RS AND !GOEN AND !OEN_C AND !REN_D AND EF AND !C0 AND !C1 OR RS AND !GOEN AND !OEN_C AND !EF AND !C0 AND !C1 OR RS AND !GOEN AND !OEN_D AND !EF AND !C0 AND !C1 OR RS AND !GOEN AND OEN_D AND OEN_C AND OEN_B AND OEN_A AND !REN_D AND EF AND !C0 AND !C1;

END;

END OENCNTLR.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.