Summary

This document describes how to use the high-speed transfer mode of the data transfer controller (DTC) to transfer A/D conversion results to the conversion result storage area located in the RAM.

Contents

1. Overview of DTC (High-Speed Transfer) Operation ................................................. 2
   1.1 Normal Mode and Repeat Mode ............................................................................ 2
       1.1.1 Normal Mode ................................................................................................. 2
       1.1.2 Repeat Mode ................................................................................................. 2

2. Specifications ............................................................................................................. 5

3. Setting Procedures of Peripheral Functions .............................................................. 8
   3.1 Peripheral Function Initialization Procedure ......................................................... 8
   3.2 DTC (High-Speed Transfer) Setting Procedure ..................................................... 9
   3.3 A/D Converter Setting Procedure ......................................................................... 10
   3.4 TAU00 and TAU01 Setting Procedure .................................................................. 11
   3.5 Procedure for Enabling Peripheral Functions (DTC (High-Speed Transfer) Transfer Start) .............................................................. 12
   3.6 DTC (High-Speed Transfer) Transfer-End Interrupt Handler ................................ 13

4. Important Points ....................................................................................................... 14
   4.1 DTC Transfer Cycle Count ................................................................................. 14
   4.2 DTC Usage Notes ............................................................................................... 15
1. **Overview of DTC (High-Speed Transfer) Operation**

During DTC (high-speed transfer) operation, control data dedicated for high-speed transfer is read when the DTC activation source selected by the high-speed DTC channel select register is generated. Based on the control data information, data is read from the transfer source address and written to the transfer destination address. After writing of the data finishes, control data (transfer counter, transfer source address, and transfer destination address) is written back. The number of clock cycles required for a DTC (high-speed transfer) is four (minimum), in contrast to the eight (minimum) clock cycles required for a normal transfer.

1.1 **Normal Mode and Repeat Mode**

DTC (high-speed transfer) transfer has two modes: normal mode and repeat mode.

1.1.1 **Normal Mode**

In normal mode either 8 or 16 bits of data are transferred for each activation. The transfer count can be 1 to 256. Data is transferred and the transfer count is decremented each time the activation source is generated until the specified transfer count reaches 0. When the transfer count value is 0, DTC (high-speed transfer) activation is disabled, and after the data transfer ends a DTC transfer-end interrupt is generated.

1.1.2 **Repeat Mode**

In repeat mode either 8 or 16 bits of data are transferred for each activation. The transfer count can be 1 to 255. Data is transferred and the transfer count is decremented each time the activation source is generated until the specified transfer count reaches 0. If generation of the DTC transfer-end interrupt is disabled, when the specified transfer count reaches 0, the control data is initialized (the transfer counter is reloaded, and the repeat area address is initialized), and data transfer is repeated. If generation of the DTC transfer-end interrupt is enabled, when the specified transfer count reaches 0, DTC (high-speed transfer) activation is disabled, and after the data transfer ends a DTC transfer-end interrupt is generated.
Figure 1.1 is a flowchart of DTC (high-speed transfer) internal operation in normal mode and repeat mode.

Start

Enable DTC activation

No

DTC activation request generated?

Yes

Read DTC vector table

Read dedicated high-speed control data

Final DTC (high-speed transfer) transfer?

Yes (HDTCTm = 01H)

No (HDTCTm ≠ 01H)

Repeat mode?

Yes (Repeat mode: HMODEm = 1)

No (Normal mode: HMODEm = 0)

Write 0 (activation disabled) to bit in DTCENi register corresponding to the DTC (high-speed transfer) activation source

Disables DTC (high-speed transfer) activation.

Read data from transfer source (SFR)

Reads data from the address indicated in HDTSAri (transfer source address).

Reads data from the address indicated in HDTSAri (transfer source address).

Write data to transfer destination (RAM or SFR)

Writes to the address indicated in HDTDARi (transfer destination address).

Writes to the address indicated in HDTDARi (transfer destination address).

Write back transfer counter, transfer source address, and transfer destination address

Decrements the transfer counter (HDTCTm) by 1 and updates the transfer source address and transfer destination address.\(^\text{Note 1}\)

Decrements the transfer counter (HDTCTm) by 1 and updates the transfer source address and transfer destination address.\(^\text{Note 1}\)

The peripheral function interrupt selected as the DTC (high-speed transfer) activation source is generated.

Note 1. 1 is added for 8-bit transfers and 2 is added for 16-bit transfers.

Remarks  i = 0 to 5, m = 0 or 1

Figure 1.1 Flowchart of DTC (High-Speed Transfer) Internal Operation (1/2)
DTC Usage Example (High-Speed Transfer): A/D Converter

**Figure 1.2 Flowchart of DTC (High-Speed Transfer) Internal Operation (2/2)**

From Figure 1.1, Flowchart of DTC (High-Speed Transfer) Internal Operation (1/2)

1. **Interruptions enabled?**
   - Yes (HRPINTm = 1)
     - Write 0 (activation disabled) to bit in DTCENi register corresponding to DTC activation source
     - Disables DTC (high-speed transfer) activation.
   - No (HRPINTm = 0)
     - Read data from transfer source (SFR)
     - Reads data from the address indicated in HDTSARm (transfer source address).
     - Write data to transfer destination (RAM or SFR)
     - Writes to the address indicated in HDTDARm (transfer destination address).
     - Write back transfer counter, transfer source address, and transfer destination address
     - The value of the transfer count reload register (HDTRLDm) is transferred to HDTCCTm, and the transfer source address or transfer destination address selected for the repeat area is initialized (the lower 8 bits are set to 00H).
     - To Figure 1.1, Flowchart of DTC (High-Speed Transfer) Internal Operation (1/2)

Remarks: \( i = 0 \) to 5, \( m = 0 \) or 1

To Figure 1.1, Flowchart of DTC (High-Speed Transfer) Internal Operation (1/2)

2. **Interruptions enabled?**
   - Yes (HRPINTm = 1)
     - Read data from transfer source (SFR)
     - Reads data from the address indicated in HDTSARm (transfer source address).
     - Write data to transfer destination (RAM or SFR)
     - Writes to the address indicated in HDTDARm (transfer destination address).
     - Write back transfer counter, transfer source address, and transfer destination address
     - The value of the transfer count reload register (HDTRLDm) is transferred to HDTCCTm, and the transfer source address or transfer destination address selected for the repeat area is initialized (the lower 8 bits are set to 00H).
   - No (HRPINTm = 0)
     - The peripheral function interrupt selected as the DTC (high-speed transfer) activation source is generated.

R01AN3260EJ0100 Rev.1.00 Page 4 of 16  
Nov 24, 2017
2. Specifications

A usage example combining DTC (high-speed transfer), the A/D converter, and timer array unit (TAU) channels 0 (TAU00) and channel 1 (TAU01) is presented below.

TAU00 (2 ms) and TAU01 (1 ms) count in coordinated fashion, and the A/D converter uses the TAU01 interrupt request signal as the trigger to start A/D conversion. The DTC uses A/D conversion end as the DTC activation source and stores the A/D conversion result in RAM. Thereafter the processing is repeated.

Figure 2.1 is a connection diagram showing the pins used, Table 2.1 lists the peripheral functions used and their applications, Figure 2.2 is a configuration diagram of the peripheral functions used, and Figure 2.3 shows the DTC (high-speed transfer) transfer timing.

![Connection Diagram of Pins Used](image)

In the application described in this document AVREFP, AVREFM, ANI2, ANI3, ANI4, and ANI5 are used.

**Figure 2.1 Connection Diagram of Pins Used**
### Table 2.1 Peripheral Functions Used and Their Applications

<table>
<thead>
<tr>
<th>Peripheral Function</th>
<th>Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTC (high-speed transfer)</td>
<td>Transfers the A/D conversion results to RAM at A/D conversion end.</td>
</tr>
<tr>
<td></td>
<td>• DTC (high-speed transfer) activation source: A/D conversion end</td>
</tr>
<tr>
<td></td>
<td>• Transfer source address: ADCR register</td>
</tr>
<tr>
<td></td>
<td>• Transfer destination address: RAM</td>
</tr>
<tr>
<td></td>
<td>• Transfer count: 4</td>
</tr>
<tr>
<td></td>
<td>• Operating mode: Repeat mode</td>
</tr>
<tr>
<td>A/D converter</td>
<td>Performs A/D conversion on the analog input signals from pins ANI2 to ANI5.</td>
</tr>
<tr>
<td></td>
<td>• 10-bit resolution</td>
</tr>
<tr>
<td></td>
<td>• Hardware trigger no-wait mode (source: INTTM01 signal)</td>
</tr>
<tr>
<td></td>
<td>• Scan mode (4-pin)</td>
</tr>
<tr>
<td></td>
<td>• One-shot conversion mode</td>
</tr>
<tr>
<td>TAU00</td>
<td>Constant-period timer</td>
</tr>
<tr>
<td></td>
<td>• Interval timer mode (2 ms)</td>
</tr>
<tr>
<td></td>
<td>• Used as master channel.</td>
</tr>
<tr>
<td>TAU01</td>
<td>Generates A/D conversion trigger (INTTM01 signal).</td>
</tr>
<tr>
<td></td>
<td>• One-count mode (1 ms)</td>
</tr>
<tr>
<td></td>
<td>• Used as slave channel.</td>
</tr>
</tbody>
</table>

![Configuration Diagram of Peripheral Functions Used](image)

**Figure 2.2** Configuration Diagram of Peripheral Functions Used
RL78/F13, F14  DTC Usage Example (High-Speed Transfer): A/D Converter

![Diagram of DTC Usage Example (High-Speed Transfer)]

**Notes:**
- TCR00: Timer counter register 00
- TCR01: Timer counter register 01
- INTTM00 signal: TAU00 count-end/capture-end interrupt request signal
- INTTM01 signal: TAU01 count-end/capture-end interrupt request signal
- (Used as A/D conversion trigger.)
- ADCR: 10-bit A/D conversion result register
- DTC (high-speed transfer) activation request: A/D conversion end interrupt signals for each pin
  - FF00H to FF07H: RAM area (conversion result storage area) indicated by HDTDA0
- HDTCT0: High-speed DTC transfer count register 0
- ADIF: A/D conversion end interrupt flag
- DTCEN16: DTCEN16 bit in DTCEN1 register
  - The TAU count clock is CK02 (8 MHz).

Figure 2.3 DTC (High-Speed Transfer) Timing
3. Setting Procedures of Peripheral Functions

The setting procedures of the peripheral functions (DTC (high-speed transfer), A/D converter, TAU00, and TAU01) are described in this section.

3.1 Peripheral Function Initialization Procedure

Initialization of the peripheral functions (DTC (high-speed transfer), A/D converter, TAU00, and TAU01) is described below.

Figure 3.1 shows the peripheral function initialization procedure.

![Figure 3.1 Peripheral Function Initialization Procedure](image-url)
3.2 DTC (High-Speed Transfer) Setting Procedure

The DTC transfers the A/D conversion results to the conversion result storage area in RAM, using the end of A/D conversion as the activation source.

Figure 3.2 shows the DTC (high-speed transfer) initialization procedure.

![Diagram](image-url)

**Figure 3.2 DTC (High-Speed Transfer) Initialization Procedure**
### 3.3 A/D Converter Setting Procedure

The following settings are used to perform A/D conversion of the analog input signals on pins ANI2 to ANI5. Figure 3.3 shows the initialization procedure for the A/D converter.

**Figure 3.3 A/D Converter Initialization Procedure**

<table>
<thead>
<tr>
<th>Start</th>
<th>Supplies the input clock to the A/D converter.</th>
</tr>
</thead>
<tbody>
<tr>
<td>PER0.ADCEN = 1</td>
<td></td>
</tr>
<tr>
<td>ADPC = 07H</td>
<td>Analog input port settings</td>
</tr>
<tr>
<td>PM3 PM3[4:3] = 11B</td>
<td>Selects analog input for P33/ANI0/AVDD, P34/ANI1/AVREF, and P80/ANI2 to P83/ANI5</td>
</tr>
<tr>
<td>PM8 PM8[3:0] = 1111B</td>
<td>Sets used analog input pins to input mode.</td>
</tr>
</tbody>
</table>

- **A/D converter operating mode settings (ADM0 register)**
  - ADCS: 0B (A/D converter operation stop selected)
  - ADMID: 1B (scan mode selected as conversion channel selection mode)
  - FR[2:0]: 110B (fCK/4 selected as conversion clock)
  - LV[1:0]: 00B (normal 1 selected as conversion mode)
  - ADCIE: 0B (A/D comparator operation stop selected)

- **A/D converter operating mode settings (ADM1 register)**
  - ADTM0[1:0]: 10B (hardware trigger no-wait mode selected)
  - ADCM: 1B (one-shot conversion mode selected)
  - ADTRS[1:0]: 00B (TA0/1 selected as hardware trigger)

- **A/D converter operating mode settings (ADM2 register)**
  - ADREFP[1:0]: 01B (AVREF selected as + side reference voltage source)
  - ADREFM: 1B (AVREF selected as - side reference voltage source)
  - ADRCK: 0B (generation of interrupt signal (INTAD) when ADLL register ≤ ADCR register ≤ ADUL register when checking conversion results selected)
  - AWC: 0B (SNOOZE mode function not used)
  - ADTYP: 0B (10-bit selected as A/D conversion resolution)

<table>
<thead>
<tr>
<th>ADM0.ADCEN = 1</th>
<th>Enables A/D voltage comparator operation.</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD stabilization wait time A (5 µs)</td>
<td>Wait for stabilization (5 µs) when changing ADM2.ADREFP[1:0] to 10B (+ side reference voltage source supplied from internal reference voltage (1.45 V)).</td>
</tr>
<tr>
<td>AD stabilization wait time B (1 µs)</td>
<td>After setting the ADCE bit to 1, it is necessary to wait for stabilization (1 µs) before setting the ADM0.ADCS bit to 1 (A/D converter operation enabled).</td>
</tr>
<tr>
<td>FR11.HADDRM = 0</td>
<td>A/D conversion end interrupt priority setting</td>
</tr>
<tr>
<td>FR01.HADPR0 = 1</td>
<td>01B (level 1)</td>
</tr>
<tr>
<td>MK1.HADMK = 0</td>
<td>Enables the A/D conversion end interrupt handler.</td>
</tr>
<tr>
<td>IF1.HADF = 0</td>
<td>Clears the A/D conversion end interrupt request signal.</td>
</tr>
<tr>
<td>End</td>
<td></td>
</tr>
</tbody>
</table>

Sets the upper and lower limit values for the conversion results.
3.4 TAU00 and TAU01 Setting Procedure

The timer array unit (TAU) is used as a PWM function. TAU00 is set as the master channel and TAU01 as the slave channel, and a PWM signal is generated with a period of 2 ms and 50% duty. Note that PWM waveforms are not used in this example.

Figure 3.4 shows the initialization procedure for TAU00 and TAU01.

![Diagram of TAU00 and TAU01 Initialization Procedure]

**Figure 3.4 TAU00 and TAU01 Initialization Procedure**
3.5 Procedure for Enabling Peripheral Functions (DTC (High-Speed Transfer) Transfer Start)

After initializing the peripheral functions (DTC (high-speed transfer), A/D converter, TAU00, and TAU01), the operation is enabled (started).

Figure 3.5 shows the procedure for enabling the operation of the peripheral functions (DTC (high-speed transfer) transfer start).

![Flowchart](image)

**Figure 3.5 Procedure for Enabling Peripheral Functions (DTC (High-Speed Transfer) Transfer Start)**

---

### Note

Writing to the DTCEN16 bit should be performed when interrupt sources for which DTC (high-speed transfer) activation is enabled in the DTCEN1 register, and the interrupt source (A/D conversion end) set as activation-enabled, will not be generated.
3.6 DTC (High-Speed Transfer) Transfer-End Interrupt Handler

It is possible to generate an interrupt corresponding to the end of DTC (high-speed transfer) transfer operation (the A/D conversion end interrupt in the example described in this document).

Figure 3.6 shows the DTC (high-speed transfer) transfer-end interrupt (A/D conversion end interrupt) handler.

The contents of the upper 10 bits (b15 to b6) of the A/D conversion results stored in memory after the DTC (high-speed transfer) transfer are shifted to the lower 10 bits (b9 to b0). Then, DTC (high-speed transfer) activation is re-enabled.

Note Writing to the DTCEN16 bit should be performed when interrupt sources for which DTC (high-speed transfer) activation is enabled in the DTCEN1 register, and the interrupt source (A/D conversion end) set as activation-enabled, will not be generated.

Figure 3.6 DTC (High-Speed Transfer) Transfer-End Interrupt (A/D Conversion End Interrupt) Handler
4. Important Points

4.1 DTC Transfer Cycle Count

When using the DTC (high-speed transfer) under the specifications indicated in the usage example presented in this document, the DTC transfer cycle count is four clock cycles per transfer. See Table 4.1 for details.

Table 4.1 DTC (High-Speed Transfer) Transfer Clock Cycle Count (Transfer Source: ADCR Register, Transfer Destination: RAM, Repeat Mode)

<table>
<thead>
<tr>
<th>Vector Read</th>
<th>Control Data</th>
<th>Data Read</th>
<th>Data Write</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read</td>
<td>Write-Back</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>

Note: See Table 4.2 for the control data write-back clock cycle count, Table 4.3 for the data read clock cycle count, and Table 4.4 for the data write clock cycle count. The settings used in the example presented in this document are indicated in Table 4.2 to Table 4.4 by the white unshaded cells.

Table 4.2 Clock Cycle Count Necessary for DTC (High-Speed Transfer) Control Data Write-Back

<table>
<thead>
<tr>
<th>HDTCCRM Register Settings</th>
<th>Address Settings</th>
<th>Write-Back Control Registers</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDAMODm</td>
<td>HDAMODm</td>
<td>HDAMODm</td>
<td></td>
</tr>
<tr>
<td>HSAMODm</td>
<td>HRPTSELm</td>
<td>HRPTSELm</td>
<td></td>
</tr>
<tr>
<td>HMODEm</td>
<td>HDTCCTm</td>
<td>HDTCCTm</td>
<td></td>
</tr>
<tr>
<td>Transfer Source</td>
<td>Transfer Source</td>
<td>Transfer Destination</td>
<td></td>
</tr>
<tr>
<td>Transfer Destination</td>
<td>HDTRLDm</td>
<td>HDTARm</td>
<td></td>
</tr>
<tr>
<td>HDTSARm</td>
<td>HDTDARm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDTCCRM</td>
<td>HDTCCRM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: X: 0 or 1, —: no write-back, m = 0, 1

Table 4.3 DTC (High-Speed Transfer) Data Read Clock Cycle Count

<table>
<thead>
<tr>
<th>RAM</th>
<th>Flash Memory</th>
<th>SFR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Code Flash</td>
<td>Data Flash</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: A wait (1 clock cycle) is necessary when accessing the CAN- and LIN-related registers and the TRJ0 register of timer RJ.

Table 4.4 DTC (High-Speed Transfer) Data Write Clock Cycle Count

<table>
<thead>
<tr>
<th>RAM</th>
<th>Flash Memory</th>
<th>SFR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Code Flash</td>
<td>Data Flash</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: A wait (1 clock cycle) is necessary when accessing the CAN- and LIN-related registers and the TRJ0 register of timer RJ.
4.2 DTC Usage Notes

- Do not use a DTC transfer to access DTC-related registers (DTCBAR, SELHSm, HDTCCRm, HDTCTm, HDTRLDm, HTSARm, and HTDRAm) or the DTC control data area, DTC vector table area, or general-register (FFEE0H-FFEFFH) space in the RAM. Also, when using self-programming, the data flash libraries, the on-chip trace function, or the hot plugin function, do not access the memory areas associated with those functions.
- Write to or change the DTCENi register only when the interrupt sources for which the DTC activation is enabled in the target register, and the interrupt sources set as activation-enabled will not be generated.
- Do not use the memory areas associated with the general-register (FFEE0H-FFEFFH) space, self-programming, the data flash libraries, the on-chip trace function, or the hot plugin function as the DTC control data area or DTC vector table area.
- Only make changes to the DTC-related registers (DTCBAR, SELHSm, HDTCCRm, HDTCTm, HDTRLDm, HTSARm, and HTDRAm), the registers assigned to the DTC control data area (DTCCRj, DTBLsj, DTCCTj, DTLDj, DTARj, and DTDARj), and the DTC vector table area when all DTC activation sources are set as activation-disabled (corresponding bits in DTCENi register cleared to 0).
- Make initial settings (write random values) to the DTC control data area and DTC vector table area in the RAM. The DTC vector table area (64 bytes; including reserved areas) must not be used as general-purpose RAM by user programs. Note that portions of the DTC control data area (192 bytes) that are not used by the DTC can be used as general-purpose RAM.
- Do not overwrite DTCBAR more than once.
- When a DTC transfer-pending instruction (call or return instruction, unconditional or conditional branch instruction, instruction for accessing code flash memory, instruction for accessing interrupt-related registers (IFxx, MKxx, and PRxx) or PSW, instruction for accessing the data flash, or multiply, divide, or multiply-and-accumulate instruction - except for the MULU instruction) is executed, the DTC transfer does not take place and the request is put on hold. Also, no DTC transfer takes place during a PREFIX instruction and for a period equal to one instruction immediately following it.
- If a data flash access instruction is executed during the period equal to one instruction after the activation of a DTC data transfer, a wait of three clock cycles occurs due to the specifications of the internal bus.
- The DTC transfer is put on hold when an access is made to an SFR requiring a wait (CAN or LIN register, or the TRJ0 register of timer RJ).
- From the point at which a DTC activation source is generated until the point at which the DTC transfer completes, the same activation source should not be generated again.
- If there is a conflict between DTC activation sources, the priorities of the activation sources are considered. The source with the higher priority (based on the source number) takes effect, and the source with the lower priority is put on hold.
- In order to read from the DTC control data area and DTC vector table area during high-speed transfer operation, write random values to them before enabling DTC transfer operation.
- In repeat mode, the lower byte of the address (setting value) of the repeat area must have a value of 00H. Also note that the transfer count and reload transfer count will differ according to the transfer data size.
  — 8-bit transfer: 01H to FFH (1 to 255 times)
  — 16-bit transfer: 01H to 7FH (1 to 127 times)
Website and Support

Renesas Electronics Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Nov. 24, 2017</td>
<td>—</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depend on the product’s quality grade, as indicated below.

- **Standard**: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- **High Quality**: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implants etc.), or may cause serious property damages (space and underssea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductors” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified usage conditions.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain usage conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disrupting international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that any third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.

10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your use or making Renesas Electronics products available any third-party.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Revised: 3.0-1 November 2016)