Introduction

Today, as automatic electronic controls systems continue to expand into many diverse applications, the requirement of reliability and safety are becoming an ever increasing factor in system design.

For example, the introduction of the IEC60730 safety standard for household appliances requires manufactures to design automatic electronic controls that ensure safe and reliable operation of their products.

The IEC60730 standard covers all aspects of product design but Annex H is of key importance for design of Microcontroller based control systems. This provides three software classifications for automatic electronic controls:

1. Class A: Control functions, which are not intended to be relied upon for the safety of the equipment.
   Examples: Room thermostats, humidity controls, lighting controls, timers, and switches.

2. Class B: Control functions, which are intended to prevent unsafe operation of the controlled equipment.
   Examples: Thermal cut-offs and door locks for laundry equipment.

3. Class C: Control functions, which are intended to prevent special hazards
   Examples: Automatic burner controls and thermal cut-outs for closed.

Appliances such as washing machines, dishwashers, dryers, refrigerators, freezers, and Cookers / Stoves will tend to fall under the classification of Class B.

This Application Note provides guidelines of how to use flexible sample software routines to assist with compliance with IEC60730/60335 class B safety standards.

Although these routines were developed on the assumption of trying IEC60730/60335 compliance test as a basis, they can be implemented in any system for self testing of Renesas Microcontroller families.

These software routines provided are designed to be used after the system power on, or reset condition and also during the application program execution. The end user has the flexibility of what routines are included and how to integrate these routines into their overall application system design. This document and the accompanying test harness code provide examples of how to do this.

Note. This document is made imagining the European Norm EN60335-1:2002/A1:2004 Annex R, in which the Norm IEC 60730-1 (EN60730-1:2000) is used in some points. The Annex R of the mentioned Norm contains just a single sheet that jumps to the IEC 60730-1 for definitions, information and applicable paragraphs.
Target Devices

RL78 Family Microcontrollers (except RL78/G10 Group)
Contents

1. Self Test Libraries Introduction ......................................................................................................... 4
   • Interrupt ............................................................................................................................................. 4
   • ADC ................................................................................................................................................... 4
   • PORT ................................................................................................................................................ 4
   • SERIAL COMMUNICATION ............................................................................................................. 4

2. Self Test Library Functions ............................................................................................................... 5
   2.4 Interrupt Tests ................................................................................................................................... 5
   2.5 ADC Tests ......................................................................................................................................... 6
   2.6 PORT Tests ....................................................................................................................................... 7
   2.7 SERIAL Tests .................................................................................................................................... 8

3. Benchmarking ........................................................................................................................................ 10
   3.1 Development Environment .............................................................................................................. 10
   3.2 Cubesuite+ Settings ........................................................................................................................ 10
   4 Additional Hardware Resources ...................................................................................................... 13

Revision Record ...................................................................................................................................... 20

General Precautions in the Handling of MPU/MCU Products ................................................................. 21
1. Self Test Libraries Introduction

The self test library (STL) provides self test functions covering the CPU registers, internal memory and system clock. The library test harness provides an Application Programmers Interface (API) for each of the self test modules, which are described in this applications note. These can be used in customer’s application wherever required.

On the assumption of trying VDE certification test, the self test library functions are built as separate modules. The CubeSuite+ test harness allows each of the tests functions to be selected in turn and run as a stand alone function. In order to minimise the affects of the optimisation in the C compiler and minimise resources used, all of the self test library files have been written in assembler. The default build of the test harness C files has been built with the optimisation set to “None” in the CubeSuite+.

The system hardware requirements include that at least two independent clock sources are available, e.g. Crystal / ceramic oscillator and an independent oscillator or external input source. The requirement is needed to provide an independent clock reference for monitoring the system clock. The RL78 is able to provide these using the High speed and Low speed internal oscillators which are independent of each other.

Equally the application can provide a more accurate external reference clock or external crystal/resonators for the main system clock can equally be used.

![Figure 1 Self Test Library (STL) Configuration](image)

The following CPU self test functions are included in the RL78 self test library.

- **Interrupt**
  
  Verifies the interrupt occurrence and function call for the same.

- **ADC**
  
  Verifies the interrupt occurrence after an ADC is triggered and the value obtained after the conversion.

- **PORT**
  
  Verifies the high and low states when the high or low value is written to the port.

- **SERIAL COMMUNICATION**
  
  Verifies the uart interface communication of the serial port.
2. Self Test Library Functions

2.1 Interrupt Tests

This section describes Interrupt tests routines. The test harness control file `main.c` provides examples of the API for each of the Interrupt tests using “C” language.

These modules test Interrupt operation.

The following Interrupts are tested:

- INT0
2.1.1 Interrupt Tests - Software API

Table 1: Source files: Interrupt Tests

<table>
<thead>
<tr>
<th>STL File name</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>stl_RL78_intc.c</td>
<td>None</td>
</tr>
<tr>
<td>stl_RL78_intc_user.c</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Harness File Names</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>main.c</td>
<td>stl.h</td>
</tr>
<tr>
<td>stl_global_data_example.c</td>
<td>main.h</td>
</tr>
<tr>
<td>stl_main_example_support function.c</td>
<td>stl_global_data_example.h</td>
</tr>
<tr>
<td>stl_peripheralinit.c</td>
<td></td>
</tr>
</tbody>
</table>

Syntax
void R_INTC0_Start(void)

Description
This module tests the RL78 INTP0. The following tests are performed for INTP0:
1. Check the occurrence of the interrupt
2. Check the vector function called after the interrupt occurrence
3. Toggle the LED1

It is the calling function’s responsibility to ensure no interrupts occur during this test.

Input Parameters
NONE N/A

Output Parameters
NONE N/A

Return Values
Interrupt test LED 1 toggled

2.2 ADC Tests

This section describes ADC tests routines. The test harness control file ‘main.c’ provides examples of the API for each of the ADC tests using “C” language.

These modules test ADC operation. The following ADC are tested:
- ANI0
2.2.1 ADC Tests - Software API

Table 2: Source files: Interrupt Tests

<table>
<thead>
<tr>
<th>STL File name</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>stl_RL78_adc.c</td>
<td>None</td>
</tr>
<tr>
<td>stl_RL78_adc_user.c</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Harness File Names</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main.c</td>
<td>stl.h</td>
</tr>
<tr>
<td>stl_global_data_example.c</td>
<td>main.h</td>
</tr>
<tr>
<td>stl_main_example_support function.c</td>
<td>stl_gobal_data_example.h</td>
</tr>
<tr>
<td>stl_peripheralinit.c</td>
<td></td>
</tr>
</tbody>
</table>

Syntax

void R_ADC_Start(void)

Description

This module tests the RL78 ANI0.

The following tests are performed for ANI0:

1. Check the occurrence of the interrupt for ANI0
2. Check the vector function called after the interrupt occurrence
3. Check the value got after adc conversion.

It is the calling function’s responsibility to ensure no interrupts occur during this test.

Input Parameters

| NONE | N/A |

Output Parameters

| NONE | N/A |

Return Values

| ADC test | ADC value read |

2.3 PORT Tests

This section describes port tests routines. The test harness control file ‘main.c’ provides examples of the API for each of the port tests using “C” language.

These modules test port operation.

The following port are tested:

- PORT 6
2.3.1 PORT Tests - Software API

Table 3: Source files: Interrupt Tests

<table>
<thead>
<tr>
<th>STL File name</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>stl_RL78_port.c</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Harness File Names</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>main.c</td>
<td>stl.h</td>
</tr>
<tr>
<td>stl_global_data_example.c</td>
<td>main.h</td>
</tr>
<tr>
<td>stl_main_example_support_function.c</td>
<td>stl_global_data_example.h</td>
</tr>
<tr>
<td>stl_peripheralinit.c</td>
<td></td>
</tr>
</tbody>
</table>

Syntax
None

Description
This module tests the RL78 PORT 6.
The following tests are performed for PORT 6:
1. Check the output state of PORT 6
2. Check the output of the port 6
3. Check the output high or low state.

It is the calling function’s responsibility to ensure no interrupts occur during this test.

Input Parameters
NONE N/A

Output Parameters
NONE N/A

Return Values
PORT test LED 1 toggles according to output state

2.4 SERIAL Tests

This section describes serial tests routines. The test harness control file ‘main.c’ provides examples of the API for each of the serial tests using “C” language.

These modules test serial operation.
The following serial port are tested:
  o UART0
2.4.1 Serial Tests - Software API

Table 4: Source files: Serial Tests

<table>
<thead>
<tr>
<th>STL File name</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>stl_RL78_serial.c</td>
<td>None</td>
</tr>
<tr>
<td>stl_RL78_serial_user.c</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Harness File Names</th>
<th>Header Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>main.c</td>
<td>stl.h</td>
</tr>
<tr>
<td>stl_global_data_example.c</td>
<td>main.h</td>
</tr>
<tr>
<td>stl_main_example_support function.c</td>
<td>stl_global_data_example.h</td>
</tr>
<tr>
<td>stlPeripheralinit.c</td>
<td></td>
</tr>
</tbody>
</table>

Syntax

```c
void UART_test(void)
```

Description

This module tests the RL78 UART0.

The following tests are performed for UART):

1. Check the output value written to the transmit pin
2. Check the loop back and the value received on the receive pin
3. Check the interrupt occurrence of the receive pin.

It is the calling function’s responsibility to ensure no interrupts occur during this test.

Input Parameters

| NONE                                      | N/A                    |

Output Parameters

| NONE                                      | N/A                    |

Return Values

| UART test                                 | Value read on the receive pin |
3  Benchmarking

1.1  Development Environment

- IECUBE - QB-RL78G14-ZZZ-EE  Full RL78/G14 In circuit Emulator
- QB-R5F104LE-TB  RL78/G14 Target Board 64pin LQFP (10 x 10mm)
- Tool chain: Cubesuite+ Version 1.00.01

MCU: R5F104LE
Internal Clock: 32 MHz High Speed Oscillator
System Clock = 32 MHz
External Sub Clock: 32 KHz

1.2  Cubesuite+ Settings

The following show the specific options and setting set for the test project. The graphics only show those options and settings that have been changed. All others are the default project settings set by the Cubesuite+.

1.2.1  General Options

![Cubesuite+ common Options - Target Device](image)

Figure 10 CUBESUITE+ common Options - Target Device
Figure 11
CUBESUITE+ Link Options – Stack/Heap

Figure 12 CUBESUITE+ Common Options
1.2.2 Compiler Settings

![Figure 13 CUBESUITET Compiler Options](image)
4 Additional Hardware Resources

The following additional safety and self test features have been included in the RL78 family to provide support for the user. While these additional functions have not been certified by VDE, they provide a valuable extra resource to the user and are included here for reference.

4.1 Additional Safety Functions

The following additional safety functions have been included in the RL78 family MCU devices. As for further and more detailed information, please refer to the User’s Manual (: Hardware) of each product group.

4.1.1 RAM Memory Parity Generator Checker

When enabled the function includes a parity check for each byte written to any location of the RAM memory area. The Parity is generated when data is written to the Ram memory and checked when a location is read from memory.

Please note that this function is available only for data accesses and does not apply to code executed from Ram.

If a Ram parity error is detected, then an internal Reset is generated. The Reset source can be determined by examining the “RESF” register. The “IAWRF” bit will be set if the invalid memory access was the source of the Reset.

Figure 21 RAM Parity Error Checking

<table>
<thead>
<tr>
<th>Address (hex)</th>
<th>After reset: 00H</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>RPECTL</td>
<td>RPERDIS</td>
<td>0</td>
</tr>
</tbody>
</table>

- **RPERDIS**: Parity error reset mask flag
  - 0: Enable parity error resets.
  - 1: Disable parity error resets.

- **RPEF**: Parity error status flag
  - 0: No parity error has occurred.
  - 1: A parity error has occurred.

Figure 22-4, Format of RAM Parity Error Control Register (RPECTL)
### 4.1.2 RAM Guard Protection

This is a write protection feature that when enabled allows data to be read from the selected Ram area, but prohibits a write to these locations. No error is generated if a write occurs to this area.

The Ram area available for this feature is limited and can be selected by the “GRAM0, GRAM1” bits as shown in figure 22 below:

![Figure 22 RAM Guard Protection](image)

#### Table 1: Format of Invalid Memory Access Detection Control Register (IAWCTL)

<table>
<thead>
<tr>
<th>Address: F007BH</th>
<th>After reset: 00H</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>IAWCTL</td>
<td>IAWEN</td>
<td>GRAM1</td>
</tr>
</tbody>
</table>

- **IAWEN**
  - 0: Disable the detection of invalid memory access.
  - 1: Enable the detection of invalid memory access.

- **GRAM0, GRAM1**
  - 0 0: Disabled. RAM can be written to.
  - 0 1: The 128 bytes starting at the lower RAM address.
  - 1 0: The 256 bytes starting at the lower RAM address.
  - 1 1: The 512 bytes starting at the lower RAM address.

### 4.1.3 Invalid Memory Access Protection

This is a feature that provides additional protection for detection of an invalid memory access.

Please note that once the “IAWEN” bit is set in the “IAWCTL” register, it cannot be disabled except for a Reset. Also if the Watchdog is enabled in the Flash memory Option Bytes registers, then the invalid memory protection automatically enabled.

If an invalid memory access is detected, then an internal Reset is generated. The Reset source can be determined by examining the “RESF” register. The “IAWRF” bit will be set if the invalid memory access was the source of the Reset.

#### Table 1: Format of Invalid Memory Access Detection Control Register (IAWCTL)

<table>
<thead>
<tr>
<th>Address: F007BH</th>
<th>After reset: 00H</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>IAWCTL</td>
<td>IAWEN</td>
<td>GRAM1</td>
</tr>
</tbody>
</table>

- **IAWEN**
  - 0: Disable the detection of invalid memory access.
  - 1: Enable the detection of invalid memory access.
### 4.1.4 I/O Port SFR Protection

This is a write protection feature that prohibits a write to the SFR registers. No error is generated if a write occurs, but the write operation does not change the state of the registers involved.

Please note that the data port register (Pxx) cannot be protected.

The protection can be turned off, if a change is required for the SFR registers or for safety reasons the SFR settings are refreshed by the application.

The following I/O port SFR registers can be protected with this function:

- PMxx, PUxx, PIMxx, POMxx, PMCxx, ADPC, and PIOR
- Pxx cannot be guarded.

The Port I/O SFR registers can be guarded by the “GPORT” bit as shown in figure 24 below.

---

**Figure 22-7. Format of Invalid Memory Access Detection Control Register (IAWCTL)**

<table>
<thead>
<tr>
<th>Address: F0078H After reset: 00H R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
</tr>
<tr>
<td>IAWCTL</td>
</tr>
</tbody>
</table>

- **IAWEN**
  - 0: Disable the detection of invalid memory access.
  - 1: Enable the detection of invalid memory access.

- **GRAM1**
  - 0: Disabled. RAM can be written to.
  - 1: The 128 bytes starting at the lower RAM address

- **GRAM0**
  - 0: The 256 bytes starting at the lower RAM address
  - 1: The 512 bytes starting at the lower RAM address

- **GPORT**
  - 0: Disabled. Port registers can be read or written to.
  - 1: Enabled. Writing to port registers is disabled. Reading is enabled.

---

**Figure 24 I/O Port SFR Guard Protection**
4.1.5 Interrupt SFR Protection

This is a write protection feature that prohibits a write to the Interrupt SFR registers. No error is generated if a write occurs to this area, but the write operation does not change the state of the registers involved. The protection can be turned off, if a change is required for the SFR registers or for safety reasons the SFR settings are refreshed by the application.

The following interrupt registers can be protected with this function

IFxx, MKxx, PRxx, EGPx, and EGNx

The interrupt SFR registers can be guarded by the “GINT” bit as shown in figure 25 below

---

**Figure 22-7. Format of Invalid Memory Access Detection Control Register (IAWCTL)**

<table>
<thead>
<tr>
<th>Address: F0078H</th>
<th>After reset: 00H</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>IAWEN</td>
<td>GRAM1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **IAWEN**
  - 0: Disable the detection of invalid memory access.
  - 1: Enable the detection of invalid memory access.

- **GRAM1**
  - 0: Disabled. RAM can be written to.
  - 1: The 128 bytes starting at the lower RAM address.

- **GRAM0**
  - 0: The 256 bytes starting at the lower RAM address.
  - 1: The 512 bytes starting at the lower RAM address.

- **GPORT**
  - 0: Disabled. Port registers can be read or written to.
  - 1: Enabled. Writing to port registers is disabled. Reading is enabled.

- **GINT**
  - 0: Disabled. Interrupt registers can be read or written to.
  - 1: Enabled. Writing to interrupt registers is disabled. Reading is enabled.

---

**Figure 25 Interrupt SFR Guard Protection**
4.1.6 Control Register Protection

This is a write protection feature that prohibits a write to the control registers. No error is generated if a write occurs to this area, but the write operation does not change the state of the registers involved. The protection can be turned off, if a change is required for the SFR registers or for safety reasons the SFR settings are refreshed by the application.

The following control registers can be protected with this function

CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, and RPECTL

The interrupt SFR registers can be guarded by the “GCSC” bit as shown in figure 26 below.

---

**Figure 22-7. Format of Invalid Memory Access Detection Control Register (IAWCCTL)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAWCCTL</td>
<td>IAWEN</td>
<td>GRAM1</td>
<td>GRAM0</td>
<td>0</td>
<td>GPORT</td>
<td>GINT</td>
<td>GCSC</td>
<td></td>
</tr>
</tbody>
</table>

- **IAWEN**
  - 0: Disable the detection of invalid memory access.
  - 1: Enable the detection of invalid memory access.

- **GRAM1**
  - 0: Disabled. RAM can be written to.
  - 1: The 128 bytes starting at the lower RAM address

- **GRAM0**
  - 0: The 256 bytes starting at the lower RAM address
  - 1: The 512 bytes starting at the lower RAM address

- **GPORT**
  - 0: Disabled. Port registers can be read or written to.
  - 1: Enabled. Writing to port registers is disabled. Reading is enabled.

- **GINT**
  - 0: Disabled. Interrupt registers can be read or written to.
  - 1: Enabled. Writing to interrupt registers is disabled. Reading is enabled.

- **GCSC**
  - 0: Disabled. Chip state control registers can be read or written to.
  - 1: Enabled. Writing to chip state control registers is disabled. Reading is enabled.

**Figure 26 Invalid Memory Access Protection**
4.2 Additional Self Test Functions

The ADC includes additional inputs designed to help test the operation of the ADC. These include:

- Temperature Sensor
- Internal Voltage Reference (1.44V)
- External Analogue Voltage Reference pins (AVrefP and AVrefM)

These internal analogue input pins can be used to verify the operation of the ADC against a known reference point. The external pins can be set to (typically AVrefP ≤ Vdd, AVrefM = Vss) additional measurement point to establish the correct operation of the ADC.

Note the normal ADC input selection register (ADS) can be used for all inputs except the external reference inputs which are set according to the table below.

<table>
<thead>
<tr>
<th>Address: F0013H</th>
<th>After reset: 08H</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>ADTES</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADTES2</th>
<th>ADTES1</th>
<th>ADTES0</th>
<th>A/D conversion target</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>AVrefP (This is specified using the analog input channel specification register (ADS))</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>AVrefM</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>AVrefP</td>
</tr>
<tr>
<td>Other than the above</td>
<td>Setting prohibited</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 27 ADC Self Test
Website and Support
Renesas Electronics Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.
## Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Sep. 01, 2012</td>
<td>-</td>
<td>First edition issued</td>
</tr>
<tr>
<td>1.10</td>
<td>Nov.29, 2013</td>
<td>1</td>
<td>Title and Introduction are modified.</td>
</tr>
<tr>
<td>1.20</td>
<td>May 16, 2014</td>
<td>1, 4</td>
<td>Descriptions are modified.</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins
   Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
   — The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on
   The state of the product is undefined at the moment when power is supplied.
   — The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
   In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
   In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses
   Access to reserved addresses is prohibited.
   — The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals
   After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.
   — When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products
   Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.
   — The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.