Renesas Electronics Corporation
Search

70V639

Active

128K x 18 3.3V Dual-Port RAM, Interleaved I/Os

Order Now
70V639 Datasheet

Overview

The 70V639 is a high-speed 128K x 18 asynchronous dual-port static RAM designed to be used as a stand-alone dual-port RAM or as a combination Master/Slave dual-port RAM for 36-bit or more word systems. Using the Master/Slave dual-port RAM approach in 36-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. An automatic power-down feature controlled by the chip enables (either CE0 or CE1) permits the on-chip circuitry of each port to enter a very low standby power mode.

70V639 - Block Diagram
70V639 - Block Diagram
  • Dual-port allows simultaneous access of the same memory location
  • Dual chip enables allow for depth expansion without external logic
  • Easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device
  • Busy and Interrupt flags
  • On-chip port arbitration logic
  • Full on-chip hardware support of semaphore signaling between ports; fully asynchronous operation from either port
  • Separate byte controls for multiplexed bus and bus-matching compatibility
  • Includes JTAG functionality on BGA package versions only
  • LVTTL-compatible, single 3.3V (±150mV) power supply for core
  • LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port
  • Available in a 128-pin TQFP, 208-ball fpBGA, and 256-ball BGA
  • Industrial temperature range (–40 °C to +85 °C) is available

Documentation

Design & Development

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.

Explore ECAD Models
Diagram of ECAD Models