Skip to main content
NOTICE - The following device(s) are recommended alternatives:
93V855A - DDR Phase Lock Loop Clock Driver
Pin-to-pin compatible

Overview

Description

2.5V 1 to 4 differential clock distributor.  Optimized for clock distribution in DDR SDRAM applications.  Operating frequency:  60MHZ to 220MHz

Features

  • PLL clock driver for DDR (Double Data Rate) synchronous DRAM applications
  • Spread spectrum clock compatible
  • Operating frequency: 60MHz to 220MHz
  • Low jitter (cycle-to-cycle): ±50ps
  • Distributes one differential clock input to four differential clock outputs
  • Enters low power mode and 3-state outputs when input CLK signal is less than 20MHz or PWRDWN is low
  • Operates from a 2.5V supply
  • Consumes <200μA quiescent current
  • External feedback pins (FBIN, FBIN) are used to synchronize outputs to input clocks

Comparison

Applications

Documentation

Design & Development

Models

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.

Diagram of ECAD Models