Overview
Description
Provides 48 PCIe Gen3 lanes and 12 ports of high-performance, deterministic system interconnect switching. All ports receive full line rate, non-blocking throughput for multiple traffic flows regardless of switch loading.
Features
- 48 PCIe Gen3 Lanes, 12 Switch Ports
- Non-blocking switch architecture optimized for High Performance System Interconnect
- Partionable switch architecture for true multi-root support
- Internal buffering and flow control credits optimized for maximum bandwidth and large payloads
- Low latency, Low power
Comparison
Applications
Documentation
Featured Documentation
Log in required to subscribe
|
|
|
|
|---|---|---|
| Type | Title | Date |
| Datasheet | PDF 368 KB | |
| End Of Life Notice | PDF 720 KB | |
| End Of Life Notice | PDF 647 KB | |
| End Of Life Notice | PDF 898 KB | |
| Device Errata | PDF 61 KB | |
| Manual - Hardware | PDF 2.83 MB | |
| Product Brief | PDF 396 KB | |
| Application Note | PDF 351 KB | |
8 items
|
||
Design & Development
Software & Tools
Boards & Kits
Evaluation
89KTPES48H12G3
Obsolete
Evaluation Board SDK for the 89H48H12G3
The 89KTPES48H12G3 Evaluation Board provides an evaluation platform for the 89H48H12G3 switch. The 89KTPES48H12G3 is a vehicle to test and evaluate the functionality of the 89H48H12G3 switch. Customers can use this board to get a headstart on software development prior to the arrival of their...
Recommended Documents:
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.
Product Options
Applied Filters: