

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-V85-A015A/E	Rev.	1.00
Title	V850E/IA1,V850E/IA2 Usage Restriction about bus control function.		Information Category	Usage Restriction		
Applicable Product	V850E/IA1,V850E/IA2 series	Lot No.	Reference Document	* V850E/IA1 User's manual V850E/IA1 and 32-bit single chip micro controllers hardware volume (the 6rd edition) (U14492EJ6V0UD00)		
		All lots		*V850E/IA2 User's manual V850E/IA2 and 32-bit single-chip micro controllers hardware volume (the 6rd edition) (U15195EJ6V1UD00)		


A restriction matter of a bus control function was revealed about V850E/IA1 and V850E/IA2.

1. Detail of restriction

When idle state(TI) cycle is inserted to secure data output float delay time of the memory during read access, AD0-AD15 terminal will be unsettled output at that timing.

User's manual are corrected as follows.

The state of pins are indicated in the following timing chart.



V850E/IA1

Item	Page	Correction point	Current state	After restriction
1.	116	(1) Bus cycle Control register (BCC)	Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, on-chip peripheral I/O, or programmable peripheral I/O areas. 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete.	Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, on-chip peripheral I/O, or programmable peripheral I/O areas. 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete. 3. AD0-AD15 pins will be unsettled output in the idle state.

V850E/IA2

Item	Page	Correction point	Current state	After restriction
1.	96	(1) Bus cycle Control register (BCC)	Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, or on-chip peripheral I/O areas. 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete.	Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, or on-chip peripheral I/O areas. 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete. 3. AD0-AD15 pins will be unsettled output in the idle state.

2. Workaround

When using the bus function, be careful so that a signal of AD0-AD15 terminal doesn't collide with idle state.

This issue is not planned for correction. It will be made usage restriction.

Please inquire to our salesperson about details.