

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Renesas Technology Corp.

Product Category	MPU/MCU		Document No.	TN-SH7-A730A/E	Rev.	1.00
Title	Usage restrictions of SH7764		Information Category	Technical Notification		
Applicable Product	SH7764 Group: R5S77640N300BG, R5S77640D300BG, R5S77640P300BG, R5S77641N300BG, R5S77641D300BG, R5S77641P300BG	Lot No.	Reference Document	SH7764 Group Hardware Manual (REJ09B0360-0100)		
		All				

Dear value customer,

Please be informed that there are specific restrictions for Serial Sound Interface (SSI) and Direct Memory Access Controller (DMAC) of SH7764.

- Descriptions -

1. Specific restrictions for SSI

Please do not write 1 to RDSAM bit in DMA Mode Registers 0 to 5 (SSIDMMR0 to SSIDMMR5) of SSI. ( Please do not select decremental mode on RDSAM bit. ) If RDSAM bit is set to 1, RDMA may be unable to read memory normally.

Please do not write 1 to WDDAM bit in DMA Mode Registers 0 to 5 (SSIDMMR0 to SSIDMMR5) of SSI. ( Please do not select decremental mode on WDDAM bit. ) If WDDAM bit is set to 1, WDMA may be unable to write memory normally.

2. Specific restrictions for DMAC

If transfer request source <sup>(\*1)</sup> is each one of following, neither transition to sleep mode, cancelling sleep mode, clearing the DE bit <sup>(\*2)</sup> of the relevant DMAC channel nor clearing the DME bit <sup>(\*3)</sup> must be performed. The controversial transfer request sources are USB (transmit), USB (receive), FLCTL (transmit and receive the data section), FLCTL (transmit and receive the control code section), SRC (transfer data from SRCOD), SDHI (transmit), SDHI (receive) and DREQ pins. If this restriction is violated, DMAC may make two transmits on one transmit request.

As a countermeasure, transition to Sleep Mode, canceling Sleep Mode, clearing DE bit <sup>(\*2)</sup> of corresponding channel or clearing DME bit <sup>(\*3)</sup> should be performed after DMAC transfer ( i.e. after Transfer End interrupt).

Under the same operating condition, if address error exception (event which makes AE bit <sup>(\*4)</sup> be set to 1) or NMI exception occurs, DMAC may make two transmits on one transmit request.

\*1: Transfer request source is defined by RS[3:0] bit in DMA Channel Control Registers (CHCR0 to CHCR5) and DMA Extended Resource Selectors (DMARS0 to DMARS2).

\*2: Bit 0 in DMA Channel Control Registers (CHCR0 to CHCR5).

\*3: Bit 0 in DMA Operation Register 0 (DMAOR0).

\*4: Bit 2 in DMA Operation Register 0 (DMAOR0).