

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RA*-A0115A/E	Rev.	1.00
Title	Updates regarding RA8T1 Group user's manual		Information Category	Technical Notification		
Applicable Product	RA8T1 Group	Lot No.	Reference Document	RA8T1 Group User's Manual : Hardware Rev.1.10		
		All				

Some descriptions in the RA8T1 Group User's Manual: Hardware, Rev.1.10 are corrected as follows:

Contents

1. Overview	3
Table 1.13 Function Comparison	3
5. Resets	4
Table 5.3 Module-related registers initialized by each reset source (1 of 4)	4
Table 5.3 Module-related registers initialized by each reset source (3 of 4)	6
6. Option-Setting Memory	7
6.2.5 OFS1, OFS1_SEC : Option Function Select Register 1 for Non-secure and Secure	7
8. Clock Generation Circuit	8
Table 8.1 Clock generation circuit specifications for the clock sources	8
8.2.1 CGFSAR : Clock Generation Function Security Attribute Register	8
8.2.6 PLLCCR : PLL Clock Control Register	9
8.2.9 PLL2CCR : PLL2 Clock Control Register	11
8.2.16 HOCOCCR : High-Speed On-Chip Oscillator Control Register	12
Added HOCOCCR2 : High-Speed On-Chip Oscillator Control Register2	13
8.2.19 FLLCR2 : FLL Control Register2	13
8.10.1 CPU Clock (CPUCLK)	14
8.10.2 System Clock (ICLK)	15
8.10.4 Peripheral Module Clock (PCLKA, PCLKB, PCLKC, PCLKD, PCLKE)	15
8.10.5 FlashIF Clock (FCLK)	16
8.10.6 External Bus Clock (BCLK, EBCLK)	16
8.10.7 SDRAM Clock (SDCLK)	17
8.10.9 SCI Clock (SCICLK)	18
8.10.10 SPI Clock (SPICLK)	18
8.10.11 CANFD Core clock (CANFDCLK)	19
8.10.12 USB Clock (USBCLK)	20
8.10.13 I3C Clock (I3CCLK)	21

8.10.20 External Pin Output Clock (CLKOUT)	21
Table 8.14 Example of the HOCO initial setting procedure after reset release / after Deep Software Standby cancellation (OFS1(_SEC).HOCOEN = 1, without FLL).....	22
Table 8.15 Example of the HOCO setting procedure with FLL function after reset release / after Deep Software Standby cancellation (OFS1(_SEC).HOCOEN = 1).....	22
11. Register Write Protection.....	23
Table 11.1 Association between the bits in the PRCR register and registers to be protected	23
22. Ultra-Low-Power Timer (ULPT).....	24
22.4.7 Standby mode	24
29. I2C Bus Interface (IIC)	25
29.8 Wakeup Function.....	25
31. CAN with Flexible Data-rate (CANFD)	26
31.2.56 CFGLOCKK : Global Lock Key Register	26
31.6.2.1 FIFO Buffers Configuration.....	27
31.9.2.1 RAM Test Mode	27
Added 31.10 RAM area configuration	29
Added 31.10.1 Examples	30
Added 31.10.2 OTB Area.....	31
Added 31.10.3 RAM initialization cycle	31
31.10 Usage notes.....	32
37. Security Features	32
37.2.3.5 Memory Security Attribution of TrustZone filter.....	32
39. 12-Bit A/D Converter (ADC12)	32
39.6.13 Port Settings When Using the ADC12 Input	32
46. Flash Memory.....	33
46.4.6 PNRn : Part Numbering Register n (n = 0 to 3).....	33
48. Electrical Characteristics.....	33
Table 48.8 Current of high-speed mode, maximum condition (MVE and peripheral operation) (DCDC mode).....	33
Table 48.9 Current of high-speed mode, maximum condition (MVE and peripheral operation) (External VDD mode)	33

1.Overview

Table 1.13 Function Comparison

[Page 65]

Before correction

Analog	ADC12	Unit 0: 12, Unit 1: 13	Unit 0: 12, Unit 1: 12	Unit 0: 10, Unit 1: 8	Unit 0: 5, Unit 1: 5
	DAC12	2			
	ACMPHS	2			
	TSN	Yes			

After correction

Analog	ADC12	Unit 0: 12, Unit 1: 13	Unit 0: 12, Unit 1: 12	Unit 0: 11, Unit 1: 8	Unit 0: 6, Unit 1: 5
	DAC12	2			
	ACMPHS	2			
	TSN	Yes			

5. Resets

Table 5.3 Module-related registers initialized by each reset source (1 of 4)

[Page 123]

Before correction

Registers to be initialized		Reset source						
		RES# pin reset	Power-on reset	Voltage monitoring 0 reset	Independent watchdog timer reset	Watchdog timer reset	CPU Lockup reset	Voltage monitoring 1 reset
Voltage Monitor Function 1 registers	PVD1CR0, PVD1CMPCR, PVD1FCR	✓	✓	✓	✓	✓	—	—
	PVD1CR1, PVD1SR	✓	✓	✓	✓	✓	—	—
Voltage Monitor Function 2 registers	PVD2CR0, PVD2CMPCR, PVD2FCR	✓	✓	✓	✓	✓	—	—
	PVD2CR1, PVD2SR	✓	✓	✓	✓	✓	—	—
SOSC registers	SOSCCR, SOMCR	—	—	—	—	—	—	—
LOCO registers	LOCOUTCR	—	✓	✓	—	—	—	—
MOSC registers	MOMCR	✓	✓	✓	✓	✓	✓	✓
Pin states (except XCIN / XCOUT)		✓	✓	✓	✓	✓	✓	✓
Pin states (XCIN / XCOUT)		—	—	—	—	—	—	—
IO capture and tamper detection such as VBAT	VBTICTLR	—	—	—	—	—	—	—
VBATT Battery power supply switch control register 1	VBTBPCR1	✓	✓	✓	✓	✓	✓	✓
VBATT Battery Power Supply Switch Control register 2	VBTBPCR2	—	—	—	—	—	—	—
VBATT Backup Enable register	VBTBER	—	✓	—	—	—	—	—
Independent Watchdog Timer registers	IWDTRR, IWDTCR, IWDTSR, IWDRRCR, IWDTCSR	✓	✓	✓	✓	✓	✓	✓
Realtime Clock register		—	—	—	—	—	—	—
Ultra-low-power timer registers	ULPTCNT, ULPTCMA, ULPTCMB, ULPTCR, ULPTMR1, ULPTMR2, ULPTMR3, ULPTIOC, ULPTISR, ULPTCMSR	✓	✓	✓	✓	✓	✓	✓
USBFS registers	DPUSR0R, DPUSR1R	✓	✓	✓	✓	✓	✓	✓
Reset Flag	BUSnERRADD (n = 4, 5) BUSnERRRW (n = 4, 5) BMSAnERRADD (n = 4, 5) BMSAnERRRW (n = 4, 5) BUSnERRSTAT (n = 1 to 5) MBWERRSTAT, SBWERRSTAT, SRAMESR, SRAMEARn (n = 0 to 2) STBRAMEAR	✓	✓	✓	✓	✓	✓	✓
Reset Flag	See Table 5.2							

After correction

Registers to be initialized		Reset source						
		RES# pin reset	Power-on reset	Voltage monitoring 0 reset	Independent watchdog timer reset	Watchdog timer reset	CPU Lockup reset	Voltage monitoring 1 reset
Voltage Monitor Function 1 registers	PVD1CR0, PVD1CMPCR, PVD1FCR	✓	✓	✓	✓	✓	—	—
	PVD1CR1, PVD1SR	✓	✓	✓	✓	✓	—	—
Voltage Monitor Function 2 registers	PVD2CR0, PVD2CMPCR, PVD2FCR	✓	✓	✓	✓	✓	—	—
	PVD2CR1, PVD2SR	✓	✓	✓	✓	✓	—	—
SOSC registers	SOSCCR, SOMCR	—	—	—	—	—	—	—
LOCO registers	LOCOUTCR	—	✓	✓	—	—	—	—
MOSC registers	MOMCR	✓	✓	✓	✓	✓	✓	✓
HOCO control register 2	HOCO CR2	—	✓	✓	—	—	—	—
Pin states (except XCIN / XCOOUT)		✓	✓	✓	✓	✓	✓	✓
Pin states (XCIN / XCOOUT)		—	—	—	—	—	—	—
IO capture and tamper detection such as VBAT	VBTICTLR	—	—	—	—	—	—	—
VBATT Battery power supply switch control register 1	VBTBPCR1	✓	✓	✓	✓	✓	✓	✓
VBATT Battery Power Supply Switch Control register 2	VBTBPCR2	—	—	—	—	—	—	—
VBATT Backup Enable register	VBTBER	—	✓	—	—	—	—	—
Independent Watchdog Timer registers	IWDTRR, IWDTCR, IWDTSR, IWDRTRC, IWDTCSR	✓	✓	✓	✓	✓	✓	✓
Realtime Clock register		—	—	—	—	—	—	—
Ultra-low-power timer registers	ULPTCNT, ULPTCMA, ULPTCMB, ULPTCR, ULPTMR1, ULPTMR2, ULPTMR3, ULPTIOC, ULPTISR, ULPTCMSR	✓	✓	✓	✓	✓	✓	✓
USBFS registers	DPUSR0R, DPUSR1R	✓	✓	✓	✓	✓	✓	✓
Reset Flag	BUSnERRADD (n = 4, 5) BUSnERRRW (n = 4, 5) BMSAnERRADD (n = 4, 5) BMSAnERRRW (n = 4, 5) BUSnERRSTAT (n = 1 to 5) MBWERRSTAT, SBWERRSTAT, SRAMESR, SRAMEARn (n = 0 to 2) STBRAMEAR	✓	✓	✓	✓	✓	✓	✓
Reset Flag	See Table 5.2							

Table 5.3 Module-related registers initialized by each reset source (3 of 4)

[Page 124]

Before correction

Registers to be initialized		Reset source						
		Voltage monitoring 2 reset	Software reset	Bus error reset	Common memory error reset	Deep software standby reset		
						Deep Software Standby mode 1 reset	Deep Software Standby mode 2 reset	Deep Software Standby mode 3 reset
Voltage Monitor Function 1 registers	PVD1CR0, PVD1CMPCR, PVD1FCR	—	—	—	—	—	—	—
	PVD1CR1, PVD1SR	—	—	—	—	✓	✓	✓
Voltage Monitor Function 2 registers	PVD2CR0, PVD2CMPCR, PVD2FCR	—	—	—	—	—	—	—
	PVD2CR1, PVD2SR	—	—	—	—	✓	✓	✓
SOSC registers	SOSCCR, SOMCR	—	—	—	—	—	—	—
LOCO registers	LOCOUTCR	—	—	—	—	—	✓	✓
MOSC registers	MOMCR	✓	✓	✓	✓	—	—	—
Pin states (except XCIN / XCOOUT)		✓	✓	✓	✓	✓ *1	✓ *1	✓ *1
Pin states (XCIN / XCOOUT)		—	—	—	—	—	—	—
IO capture and tamper detection such as VBAT	VBTICTLR	—	—	—	—	—	—	—
VBATT Battery Power Supply Switch Control register 1	VBTBPCR1	●	●	✓	✓	—	—	—

After correction

Registers to be initialized		Reset source						
		Voltage monitoring 2 reset	Software reset	Bus error reset	Common memory error reset	Deep software standby reset		
						Deep Software Standby mode 1 reset	Deep Software Standby mode 2 reset	Deep Software Standby mode 3 reset
Voltage Monitor Function 1 registers	PVD1CR0, PVD1CMPCR, PVD1FCR	—	—	—	—	—	—	—
	PVD1CR1, PVD1SR	—	—	—	—	✓	✓	✓
Voltage Monitor Function 2 registers	PVD2CR0, PVD2CMPCR, PVD2FCR	—	—	—	—	—	—	—
	PVD2CR1, PVD2SR	—	—	—	—	✓	✓	✓
SOSC registers	SOSCCR, SOMCR	—	—	—	—	—	—	—
LOCO registers	LOCOUTCR	—	—	—	—	—	✓	✓
MOSC registers	MOMCR	✓	✓	✓	✓	—	—	—
HOCO control register 2	HOCOCTR2	—	—	—	—	✓ *2	✓ *2	✓ *2
Pin states (except XCIN / XCOOUT)		✓	✓	✓	✓	✓ *1	✓ *1	✓ *1
Pin states (XCIN / XCOOUT)		—	—	—	—	—	—	—

IO capture and tamper detection such as VBAT	VBTICTLR	—	—	—	—	—	—	—
VBATT Battery Power Supply Switch Control register 1	VBTBPCR1	●	●	✓	✓	—	—	—

6. Option-Setting Memory

6.2.5 OFS1, OFS1_SEC : Option Function Select Register 1 for Non-secure and Secure

[Page 153]

Before correction

HOCOEN bit (HOCO Oscillation Enable)

The HOCOEN bit selects whether the HOCO oscillation is enabled or disabled after a reset. Setting this bit to 0 allows the HOCO oscillation to start before the CPU starts operation, which reduces the wait time for oscillation stabilization.

Note: When the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is only switched to HOCO by setting the Clock Source Select bits (SCKSCR.CKSEL[2:0]). To use the HOCO clock, Set the OFS1(_SEC).HOCOFRQ0 bit to an optimum value.

(omission)

INITECCEN bit (Initial ECC Enable)

The INITECCEN bit selects whether ECC function of TCM and CACHE is enabled or disabled.

Before setting the INITECCEN bit from 1 to 0, make sure that the VALID bit of the TEBR0 and TEBR1 registers is 0. And do not access ITCM and DTCM until after setting this bit and resetting the MCU.

Alternatively, perform a power-on reset after setting the INITECCEN bit from 1 to 0.

For details on the TEBR0 and TEBR1 registers, see section 6.5. References. Reference [1].

After correction

HOCOEN bit (HOCO Oscillation Enable)

The HOCOEN bit selects whether the HOCO oscillation is enabled or disabled after a reset. Setting this bit to 0 allows the HOCO oscillation to start before the CPU starts operation, which reduces the wait time for oscillation stabilization.

Note: When the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is only switched to HOCO by setting the Clock Source Select bits (SCKSCR.CKSEL[2:0]). To use the HOCO clock, Set the OFS1(_SEC).HOCOFRQ0[2:0] bits *1 to an optimum value.

Note 1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOEN2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOEN2.HCFRQ0[2:0] bits when OFS1(_SEC).HOCOEN=1.

(omission)

INITECCEN bit (Initial ECC Enable)

The INITECCEN bit selects whether ECC function of TCM and CACHE is enabled or disabled.

When the INITECCEN bit is changed from 1 to 0, be sure to perform a power-on reset after changing it.

Note. Correct the description since TEBR0 and TEBR1 registers can be updated unintentionally by speculative access from

the CPU.

8. Clock Generation Circuit

Table 8.1 Clock generation circuit specifications for the clock sources

[Page 182]

Before correction

PLL1 circuit PLL2 circuit	Input clock source	MOSC/HOCO
	Input pulse frequency division ratio	Selectable from 1/2/3/4
	Input clock frequency	8 MHz to 48 MHz
	Input clock frequency (After input frequency division)	6 MHz to 12 MHz
	Frequency multiplication ratio	Selectable from 26 to 180 (after the decimal point : 0/0.33/0.50/0.66)
	VCO frequency	640 MHz to 1440 MHz
	Number of output clocks	Output 3 different clocks
	PLL Output clock P	40 MHz to 480 MHz (output division ratio : 2/4/6/8/16)
	PLL Output clock Q	71 MHz to 480 MHz (output division ratio : 2/3/4/5/6/8/9)
	PLL Output clock R	71 MHz to 480 MHz (output division ratio : 2/3/4/5/6/8/9)

After correction

PLL1 circuit PLL2 circuit	Input clock source	MOSC/HOCO
	Input pulse frequency division ratio	Selectable from 1/2/3/4
	Input clock frequency	8 MHz to 48 MHz
	Input clock frequency (After input frequency division)	6 MHz to 12 MHz
	Frequency multiplication ratio	Selectable from 53 to 180 (after the decimal point : 0/0.33/0.50/0.66)
	VCO frequency	640 MHz to 1440 MHz
	Number of output clocks	Output 3 different clocks
	PLL Output clock P	40 MHz to 480 MHz (output division ratio : 2/4/6/8/16)
	PLL Output clock Q	71 MHz to 480 MHz (output division ratio : 2/3/4/5/6/8/9)
	PLL Output clock R	71 MHz to 480 MHz (output division ratio : 2/3/4/5/6/8/9)

8.2.1 CGFSAR : Clock Generation Function Security Attribute Register

[Page 186, 188]

Before correction

Bit	Symbol	Function	R/W
0	NONSEC00	Non Secure Attribute bit 00 Target register: SCKDIVCR, SCKDIVCR2, SCKSCR Target factor: system clock control 0: Secure 1: Non Secure	R/W
1	—	This bit is read as 0. The write value should be 0.	R/W
2	NONSEC02	Non Secure Attribute bit 02 Target register: HOCOOCR, FLLCR1, FLLCR2, HOCOUTCR, HOCOSCR Target factor: HOCO 0: Secure 1: Non Secure	R/W

(omission)

NONSEC02 bit (Non Secure Attribute bit 02)

This bit controls the security attribute of HOCOOCR, FLLCR1, FLLCR2, HOCOUTCR, HOCOSCR.

After correction

Bit	Symbol	Function	R/W
0	NONSEC00	Non Secure Attribute bit 00 Target register: SCKDIVCR, SCKDIVCR2, SCKSCR Target factor: system clock control 0: Secure 1: Non Secure	R/W
1	—	This bit is read as 0. The write value should be 0.	R/W
2	NONSEC02	Non Secure Attribute bit 02 Target register: HOCOOCR, HOCOOCR2 , FLLCR1, FLLCR2, HOCOUTCR, HOCOSCR Target factor: HOCO 0: Secure 1: Non Secure	R/W

(omission)

NONSEC02 bit (Non Secure Attribute bit 02)

This bit controls the security attribute of HOCOOCR, **HOCOOCR2**, FLLCR1, FLLCR2, HOCOUTCR, HOCOSCR.

8.2.6 PLLCCR : PLL Clock Control Register

[Page 194]

Before correction

Bit	Symbol	Function	R/W
1:0	PLIDIV[1:0] ^{*1}	PLL1 Input Frequency Division Ratio Select 0 0: 1/1 0 1: 1/2 1 0: 1/3 1 1: 1/4	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	PLSRCSEL	PLL1 Clock Source Select 0: Main clock oscillator ^{*3} 1: HOCO ^{*4}	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
7:6	PLLMULNF[1:0] ^{*2}	PLL1 Frequency Multiplication Fractional Factor Select 0 0: 0.00 (Value after reset) 0 1: 0.33 (1/3) 1 0: 0.66 (2/3) 1 1: 0.50 (1/2)	R/W
15:8	PLLMUL[7:0] ^{*2}	PLL1 Frequency Multiplication Factor Select 0x19: x 26 (Value after reset) 0x1A: x 27 0x1B: x 28 ⋮ 0x58: x 89 0x59: x90 0x5A: x 91 ⋮ 0xB2: x179 0xB3: x 180 Others: Setting prohibited.	R/W

After correction

Bit	Symbol	Function	R/W
1:0	PLIDIV[1:0] ^{*1}	PLL1 Input Frequency Division Ratio Select 0 0: 1/1 0 1: 1/2 1 0: 1/3 1 1: 1/4	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	PLSRCSEL	PLL1 Clock Source Select 0: Main clock oscillator ^{*3} 1: HOCO ^{*4}	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
7:6	PLLMULNF[1:0] ^{*2}	PLL1 Frequency Multiplication Fractional Factor Select 0 0: 0.00 (Value after reset) 0 1: 0.33 (1/3) 1 0: 0.66 (2/3) 1 1: 0.50 (1/2)	R/W
15:8	PLLMUL[7:0] ^{*2}	PLL1 Frequency Multiplication Factor Select 0x19: x 26 (Value after reset) 0x34: x 53 0x35: x 54 ⋮ 0x58: x 89 0x59: x90 0x5A: x 91 ⋮ 0xB2: x179 0xB3: x 180 Others: Setting prohibited.	R/W

8.2.9 PLL2CCR : PLL2 Clock Control Register

[Page 197]

Before correction

Bit	Symbol	Function	R/W
1:0	PL2DIV[1:0] ^{*1}	PLL2 Input Frequency Division Ratio Select 0 0: 1/1 (Value after reset) 0 1: 1/2 1 0: 1/3 1 1: 1/4	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	PL2SRCSEL	PLL2 Clock Source Select 0: Main clock oscillator 1: HOCO ^{*3}	R/W
5	—	These bits are read as 0. The write value should be 0.	R/W
7:6	PLL2MULNF[1:0] ^{*2}	PLL2 Frequency Multiplication Fractional Factor Select 00: 0.00 (Value after reset) 01: 0.33 (1/3) 10: 0.66 (2/3) 11: 0.50 (1/2)	R/W
15:8	PLL2MUL[7:0] ^{*2}	PLL2 Frequency Multiplication Factor Select 0x19: x 26 (Value after reset) 0x1A: x 27 0x1B: x 28 ⋮ 0x58: x 89 0x59: x 90 0x5A: x 91 ⋮ 0xD2: x 179 0xD3: x 180 Others: Setting prohibited.	R/W

After correction

Bit	Symbol	Function	R/W
1:0	PL2IDIV[1:0] ^{*1}	PLL2 Input Frequency Division Ratio Select 00: 1/1 (Value after reset) 0 1: 1/2 1 0: 1/3 1 1: 1/4	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	PL2SRCSEL	PLL2 Clock Source Select 0: Main clock oscillator 1: HOCO ^{*3}	R/W
5	—	These bits are read as 0. The write value should be 0.	R/W
7:6	PLL2MULNF[1:0] ^{*2}	PLL2 Frequency Multiplication Fractional Factor Select 00: 0.00 (Value after reset) 01: 0.33 (1/3) 10: 0.66 (2/3) 11: 0.50 (1/2)	R/W
15:8	PLL2MUL[7:0] ^{*2}	PLL2 Frequency Multiplication Factor Select 0x19: x 26 (Value after reset) 0x34: x 53 0x35: x 54 ⋮ 0x58: x 89 0x59: x 90 0x5A: x 91 ⋮ 0xD2: x 179 0xD3: x 180 Others: Setting prohibited.	R/W

8.2.16 HOCOOCR : High-Speed On-Chip Oscillator Control Register

[Page 202]

Before correction

Bit	Symbol	Function	R/W
0	HCSTP	HOCO Stop 0: Operate the HOCO clock ^{*2} 1: Stop the HOCO clock	R/W
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: S-TYPE-3, P-TYPE-2

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. The HCSTP bit value after a reset is 0 when the OFS1(_SEC).HOCOEN bit is 0. It is 1 when the OFS1(_SEC).HOCOEN bit is 1.

Note 2. If you are using the HOCO (HCSTP = 0), set the OFS1(_SEC).HOCOFrq0[2:0] bit to an optimum value.

After correction

Bit	Symbol	Function	R/W
0	HCSTP	HOCO Stop 0: Operate the HOCO clock ^{*2 *3} 1: Stop the HOCO clock	R/W
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: S-TYPE-3, P-TYPE-2

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. The HCSTP bit value after a reset is 0 when the OFS1(_SEC).HOCOEN bit is 0. It is 1 when the OFS1(_SEC).HOCOEN bit is 1.

Note 2. If you are using the HOCO (HCSTP = 0), set the OFS1(_SEC).HOCOFRQ0[2:0] bit to an optimum value.

Note 3. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOOCR2.HCFRQ0[2:0] even if OFS1(_SEC).HOCOFRQ0[2:0] is not appropriate value.

Added HOCOOCR2 : High-Speed On-Chip Oscillator Control Register2

Before correction

(No description)

After correction

Base address: SYSC = 0x4001_E000

SYSC_NS = 0x5001_E000

Offset address: 0x037

Bit position: 7 6 5 4 3 2 1 0

Bit field:	-	-	-	-	-	HCFRQ0[2:0]		
------------	---	---	---	---	---	-------------	--	--

Value after reset: 0 0 0 0 0 0/1** 0/1** 0/1**

Bit	Symbol	Function	R/W
2:0	HCFRQ0[2:0]	HOCO Frequency Setting 0 0 0 0: 16MHz 0 0 1: 18MHz 0 1 0: 20MHz 1 0 0: 32MHz 1 1 1: 48MHz Others: Setting prohibited.	R/W
7:3	-	These bits are read as 0. The write value should be 0.	R/W

Note: S-TYPE-3, P-TYPE-2

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. Value after reset of the HCFRQ0[2:0] bits depend on OFS1(_SEC).HOCOFRQ0[2:0] bits.

The HOCOOCR2 register controls the HOCO clock.

Writing to the HOCOOCR2 is prohibited when the HOCOOCR.HCSTP bit is 0 (the HOCO operates)

HCFRQ0[2:0] bits (HOCO Frequency Setting 0)

These bits select the frequency of HOCO.

8.2.19 FLLCR2 : FLL Control Register2

[Page 205]

Before correction

Bit	Symbol	Function	R/W
10:0	FLLCNTL[10:0]	FLL Multiplication Control When OFS1(_SEC).HOCOFRQ0[2:0] is 000b (16 MHz) or 100b (32 MHz), these bits must be set to 0x1E9. When OFS1(_SEC).HOCOFRQ0[2:0] is 001b (18 MHz), these bits must be set to 0x226. When OFS1(_SEC).HOCOFRQ0[2:0] is 010b (20 MHz), these bits must be set to 0x263. When OFS1(_SEC).HOCOFRQ0[2:0] is 111b (48 MHz), these bits must be set to 0x1E9. Settings other than above are prohibited.	R/W
15:11	—	These bits are read as 0. The write value should be 0.	R/W

Note: S-TYPE-3, P-TYPE-2

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

After correction

Bit	Symbol	Function	R/W
10:0	FLLCNTL[10:0]	FLL Multiplication Control When OFS1(_SEC).HOCOFRQ0[2:0] is 000b (16 MHz) or 100b (32 MHz), these bits must be set to 0x1E9. When OFS1(_SEC).HOCOFRQ0[2:0] is 001b (18 MHz), these bits must be set to 0x226. When OFS1(_SEC).HOCOFRQ0[2:0] is 010b (20 MHz), these bits must be set to 0x263. When OFS1(_SEC).HOCOFRQ0[2:0] is 111b (48 MHz), these bits must be set to 0x1E9. Settings other than above are prohibited.	R/W
15:11	—	These bits are read as 0. The write value should be 0.	R/W

Note: S-TYPE-3, P-TYPE-2

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note: The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.1 CPU Clock (CPUCLK)

[Page 237]

Before correction

The CPU clock (CPUCLK) is the operating clock for the CPU. Specify the frequency in the following bits:

- CPUCK[3:0] bits in SCKDIVCR2
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], and PLODIVP[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)

After correction

The CPU clock (CPUCLK) is the operating clock for the CPU. Specify the frequency in the following bits:

- CPUCK[3:0] bits in SCKDIVCR2
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], and PLODIVP[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC) *1

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.2 System Clock (ICLK)

[Page 237]

Before correction

The system clock (ICLK) is the operating clock of the DMAC, DTC, Flash, SRAM, System Bus, I/O Port, and ICU. Specify the frequency in the following bits:

- ICK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0]bits in OFS1(_SEC)

After correction

The system clock (ICLK) is the operating clock of the DMAC, DTC, Flash, SRAM, System Bus, I/O Port, and ICU. Specify the frequency in the following bits:

- ICK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0]bits in OFS1(_SEC) *1

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.4 Peripheral Module Clock (PCLKA, PCLKB, PCLKC, PCLKD,PCLKE)

[Page 238]

Before correction

The peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD and PCLKE) are the operating clocks for the peripheral modules.

The frequency of the given clock is specified in the following bits:

- PCKA[3:0], PCKB[3:0], PCKC[3:0] , PCKD[3:0] and PCKE[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC).

After correction

The peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD and PCLKE) are the operating clocks for the peripheral modules.

The frequency of the given clock is specified in the following bits:

- PCKA[3:0], PCKB[3:0], PCKC[3:0] , PCKD[3:0] and PCKE[3:0] bits in SCKDIVCR

- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.5 FlashIF Clock (FCLK)

[Page 238]

Before correction

The flash interface clock (FCLK) is the operating clock for the flash memory interface. In addition to reading from the data flash, FCLK is used for the programming and erasure of the code flash and data flash.

The FCLK frequency is specified in the following bits:

- FCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC).

After correction

The flash interface clock (FCLK) is the operating clock for the flash memory interface. In addition to reading from the data flash, FCLK is used for the programming and erasure of the code flash and data flash.

The FCLK frequency is specified in the following bits:

- FCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.6 External Bus Clock (BCLK, EBCLK)

[Page 239]

Before correction

The external bus clock (BCLK) is an operating clock for the external bus controller. It is also output externally from the EBCLK pin for the external connection bus.

BCLK can be output from the EBCLK pin by setting the EBCKOCR.EBCKOEN bit to 1 and setting the PmnPFS.PSEL[4:0] to 01011b. Make sure that modification of the PmnPFS.PSEL[4:0] to 01011b must always be performed while the

EBCKOCR.EBCKOEN bit is 0.

When the BCKCR.BCLKDIV bit is set to 1, the BCLK clock divided by 2 is output from the EBCLK pin.

Specify the frequency in the following bits:

- BCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC).

After correction

The external bus clock (BCLK) is an operating clock for the external bus controller. It is also output externally from the EBCLK pin for the external connection bus.

BCLK can be output from the EBCLK pin by setting the EBCKOCR.EBCKOEN bit to 1 and setting the PmnPFS.PSEL[4:0] to 01011b. Make sure that modification of the PmnPFS.PSEL[4:0] to 01011b must always be performed while the EBCKOCR.EBCKOEN bit is 0.

When the BCKCR.BCLKDIV bit is set to 1, the BCLK clock divided by 2 is output from the EBCLK pin.

Specify the frequency in the following bits:

- BCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.7 SDRAM Clock (SDCLK)

[Page 239]

Before correction

The SDRAM clock (SDCLK) is an operating clock for the external bus controller. It is output externally from the SDCLK pin for the SDRAM that is connected to the external bus. To output SDCLK on the SDCLK pin, set the SDCKOCR.SDCKOEN bit to 1 and set the PmnPFS.PSEL[4:0] bits to 01011b(enabling SDCLK output). Only change the value in the PmnPFS.PSEL[4:0] bits when the SDCKOCR.SDCKOEN bit is 0. Specify the frequency in the following bits:

- BCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC).

After correction

The SDRAM clock (SDCLK) is an operating clock for the external bus controller. It is output externally from the SDCLK pin for

the SDRAM that is connected to the external bus. To output SDCLK on the SDCLK pin, set the SDCKOCR.SDCKOEN bit to 1 and set the PmnPFS.PSEL[4:0] bits to 01011b(enabling SDCLK output). Only change the value in the PmnPFS.PSEL[4:0] bits when the SDCKOCR.SDCKOEN bit is 0. Specify the frequency in the following bits:

- BCK[3:0] bits in SCKDIVCR
- CKSEL[2:0] bits in SCKSCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.9 SCI Clock (SCICLK)

[Page 239]

Before correction

The SCI clock (SCICLK) is the operating clock for the SCI module.

Specify the frequency in the following bits:

- SCICKDIV[2:0] bits in SCICKDIVCR
- SCICKSEL[3:0] bits in SCICKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC).

After correction

The SCI clock (SCICLK) is the operating clock for the SCI module.

Specify the frequency in the following bits:

- SCICKDIV[2:0] bits in SCICKDIVCR
- SCICKSEL[3:0] bits in SCICKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFRQ0[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFRQ0[2:0] bits is automatically transferred to HOCOCR2.HCFRQ0[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFRQ0[2:0] bits.

8.10.10 SPI Clock (SPICLK)

[Page 240]

Before correction

The SPI clock (SPICLK) is the operating clock for the SPI module.

Specify the frequency in the following bits:

- SPICKDIV[2:0] bits in SPICKDIVCR
- SPICKSEL[3:0] bits in SPICKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC).

After correction

The SPI clock (SPICLK) is the operating clock for the SPI module.

Specify the frequency in the following bits:

- SPICKDIV[2:0] bits in SPICKDIVCR
- SPICKSEL[3:0] bits in SPICKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFREQ[2:0] bits is automatically transferred to HOCOCR2.HCFREQ[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFREQ[2:0] bits.

8.10.11 CANFD Core clock (CANFDCLK)

[Page 240]

Before correction

The CANFD Core clock (CANFDCLK) is the operating clock for the CANFD module.

Specify the frequency in the following bits:

- CANFDCKDIV[2:0] bits in CANFDCKDIVCR
- CANFDCKSEL[3:0] bits in CANFDCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC).

After correction

The CANFD Core clock (CANFDCLK) is the operating clock for the CANFD module.

Specify the frequency in the following bits:

- CANFDCKDIV[2:0] bits in CANFDCKDIVCR
- CANFDCKSEL[3:0] bits in CANFDCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFREQ[2:0] bits is automatically transferred to HOCOCR2.HCFREQ[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFREQ[2:0] bits.

8.10.12 USB Clock (USBCLK)

[Page 240]

Before correction

The USB clock (USBCLK) is the operating clock for the USBFS module.

A 48-MHz clock must be supplied when using the USBFS module.

The USBCLK frequency is specified in the following bits:

- USBCKDIV[2:0] bits in USBCKDIVCR
- USBCKSEL[3:0] bits in USBCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC).

After correction

The USB clock (USBCLK) is the operating clock for the USBFS module.

A 48-MHz clock must be supplied when using the USBFS module.

The USBCLK frequency is specified in the following bits:

- USBCKDIV[2:0] bits in USBCKDIVCR
- USBCKSEL[3:0] bits in USBCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFREQ[2:0] bits is automatically transferred to HOCOCR2.HCFREQ[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFREQ[2:0] bits.

8.10.13 I3C Clock (I3CCLK)

[Page 241]

Before correction

The I3C clock (I3CCLK) is the operating clock for the I3C module.

Specify the frequency in the following bits:

- I3CCKDIV[2:0] bits in I3CCKDIVCR
- I3CCKSEL[3:0] bits in I3CCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC).

After correction

The I3C clock (I3CCLK) is the operating clock for the I3C module.

Specify the frequency in the following bits:

- I3CCKDIV[2:0] bits in I3CCKDIVCR
- I3CCKSEL[3:0] bits in I3CCKCR
- PLLMUL[7:0], PLLMULNF[1:0], PLIDIV[1:0], PLODIVP[3:0], PLODIVQ[3:0] and PLODIVR[3:0] bits in PLLCCR and PLLCCR2
- PLL2MUL[7:0], PLL2MULNF[1:0], PL2IDIV[1:0], PL2ODIVP[3:0], PL2ODIVQ[3:0] and PL2ODIVR[3:0] bits in PLL2CCR and PLL2CCR2
- HOCOFREQ[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1_SEC is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFREQ[2:0] bits is automatically transferred to HOCOCR2.HCFREQ[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFREQ[2:0] bits.

8.10.20 External Pin Output Clock (CLKOUT)

[Page 241]

Before correction

The CLKOUT is output externally from the CLKOUT pin for the clock or buzzer output. The CLKOUT is output to the CLKOUT pin when the CKOCR.CKOEN bit is set to 1. Only change the value in the CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR when the CKOCR.CKOEN bit is 0.

The CLKOUT clock frequency is specified in the following bits:

- CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR
- HOCOFREQ[2:0] bits in OFS1(_SEC)

After correction

The CLKOUT is output externally from the CLKOUT pin for the clock or buzzer output. The CLKOUT is output to the CLKOUT pin when the CKOCR.CKOEN bit is set to 1. Only change the value in the CKODIV[2:0] bits or

CKOSEL[2:0] bits in CKOCR when the CKOCR.CKOEN bit is 0.

The CLKOUT clock frequency is specified in the following bits:

- CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR
- HOCOFREQ[2:0] bits in OFS1(_SEC)^{*1}

Note1. OFS1 is for non-secure developers and OFS1(_SEC) is for secure developers. The applied setting value is determined by OFS1_SEL. The value of OFS1(_SEC).HOCOFREQ[2:0] bits is automatically transferred to HOCOCR2.HCFREQ[2:0] bits after reset, therefore HOCO frequency can also be specified by HOCOCR2.HCFREQ[2:0] bits.

Table 8.14 Example of the HOCO initial setting procedure after reset release / after Deep Software Standby cancellation (OFS1(_SEC).HOCOEN = 1, without FLL)

[Page 250]

Before correction

No.	Step	Description
1	Start	The HOCO is stopped after reset release / Deep software standby cancellation when OFS1(_SEC).HOCOEN is 1.
2	Cancel Register Write Protection	Set 1 to PRC0 bit and PRC1 bit in PRCR register
3	Check the HOCO power supply ^{*1}	Check the following bit in the HOCOLDOCR register ● LDOSTP bit is 0 (LDO is enabled)
4	Set the oscillation keep in Software Standby mode	If HOCO keeps oscillation in Software Standby mode, set the following: ● HOCOSOKP bit in HOCOSCR register ● SKEEP bit in HOCOLDOCR register
5	Set HOCO to operate	Set HOCO to start oscillating with the HOCOCR register.
6	Wait for HOCO clock oscillation to stabilize	Polling until HOCOSF bit in OSCSF register is read as 1 (Oscillation is stable)
7	Apply Register Write Protection	Set 0 to PRC0 bit and PRC1 bit in PRCR register
8	End	HOCO clock setting is completed. HOCO Clock is available.

After correction

No.	Step	Description
1	Start	The HOCO is stopped after reset release / Deep software standby cancellation when OFS1(_SEC).HOCOEN is 1.
2	Cancel Register Write Protection	Set 1 to PRC0 bit and PRC1 bit in PRCR register
3	Check the HOCO power supply ^{*1}	Check the following bit in the HOCOLDOCR register ● LDOSTP bit is 0 (LDO is enabled)
4	Set the HOCO frequency	Set the HOCO frequency with HOCOCR2 register.
5	Set the oscillation keep in Software Standby mode	If HOCO keeps oscillation in Software Standby mode, set the following: ● HOCOSOKP bit in HOCOSCR register ● SKEEP bit in HOCOLDOCR register
6	Set HOCO to operate	Set HOCO to start oscillating with the HOCOCR register.
7	Wait for HOCO clock oscillation to stabilize	Polling until HOCOSF bit in OSCSF register is read as 1 (Oscillation is stable)
8	Apply Register Write Protection	Set 0 to PRC0 bit and PRC1 bit in PRCR register
9	End	HOCO clock setting is completed. HOCO Clock is available.

Table 8.15 Example of the HOCO setting procedure with FLL function after reset release / after Deep Software Standby cancellation (OFS1(_SEC).HOCOEN = 1)

[Page 250, 251]

Before correction

No.	Step	Description
1	Start	The HOCO is stopped after reset release / Deep software standby cancellation when OFS1(_SEC).HOCOEN is 1.
2	Cancel Register Write Protection	Set 1 to PRC0 bit and PRC1 bit in PRCR register

No.	Step	Description
3	Check the HOCO power supply ^{*1}	Check the following bit in the HOCOLDOCR register. ● LDOSTP bit is 0 (LDO is enabled)
4	Set the FLL function to enable ^{*2}	Set the FLL Multiplication Control with FLLCR2 register. Set the FLL function to enable with FLLCR1 register.
5	Set HOCO to operate	Set HOCO to start oscillating with the HOCOOCR register.
6	Wait for HOCO clock oscillation to stabilize	Polling until HOCOSF bit in OSCSF register is read as 1 (Oscillation is stable)
7	Wait for FLL stabilization	Wait for FLL stabilization wait time (t _{FLLWT}), or wait until the HOCO clock is measured to confirm that the frequency accuracy is stable.
8	Check the HOCO stabilization	Check that HOCOSF bit in OSCSF register is read as 1
9	Apply Register Write Protection	Set 0 to PRC0 bit and PRC1 bit in PRCR register
10	End	FLL setting is completed. HOCO Clock is available.

After correction

No.	Step	Description
1	Start	The HOCO is stopped after reset release / Deep software standby cancellation when OFS1(_SEC).HOCOEN is 1.
2	Cancel Register Write Protection	Set 1 to PRC0 bit and PRC1 bit in PRCR register

No.	Step	Description
3	Check the HOCO power supply ^{*1}	Check the following bit in the HOCOLDOCR register. ● LDOSTP bit is 0 (LDO is enabled)
4	Set the HOCO frequency	Set the HOCO frequency with HOCOOCR2 register.
5	Set the FLL function to enable ^{*2}	Set the FLL Multiplication Control with FLLCR2 register. Set the FLL function to enable with FLLCR1 register.
6	Set HOCO to operate	Set HOCO to start oscillating with the HOCOOCR register.
7	Wait for HOCO clock oscillation to stabilize	Polling until HOCOSF bit in OSCSF register is read as 1 (Oscillation is stable)
8	Wait for FLL stabilization	Wait for FLL stabilization wait time (t _{FLLWT}), or wait until the HOCO clock is measured to confirm that the frequency accuracy is stable.
9	Check the HOCO stabilization	Check that HOCOSF bit in OSCSF register is read as 1
10	Apply Register Write Protection	Set 0 to PRC0 bit and PRC1 bit in PRCR register
11	End	FLL setting is completed. HOCO Clock is available.

11. Register Write Protection

Table 11.1 Association between the bits in the PRCR register and registers to be protected

[Page 315]

Before correction

PRCR bit	Register to be protected
----------	--------------------------

PRC0	<ul style="list-style-type: none"> Registers related to the clock generation circuit: SCKDIVCR, SCKDIVCR2, SCKSCR, PLLCCR, PLLCR, BCKCR, MOSCCR, HOCOCCR, MOCOCCR, FLLCR1, FLLCR2, CKOCR, OSTDCR, OSTDSR, PLL2CCR, PLL2CR, PLLCCR2, PLL2CCR2, EBCKOCR, SDCKOCR, SCICKDIVCR, SCICKCR, SPICKDIVCR, SPICKCR, MOCOUTCR, HOCOUTCR, USBCKDIVCR, CANFDCKDIVCR, I3CCKDIVCR, USBCKCR, CANFDCKCR, I3CCKCR, MOSCSCR, HOCOSCR, MOSCWTCR, MOMCR, SOSCCR, SOMCR, LOCOCCR, LOCOUTCR, SYRACCR
PRC1	<ul style="list-style-type: none"> Registers related to the low power modes: SBYCR, OPCCR, PDRAMSCR0, PDRAMSCR1, SSCR1, LPSCR, DPSBYCR, DPSWCR, DPSIER0-3, DPSIFR0-3, DPSIEGR0-2, PLL1LDOCR, PLL2LDOCR, HOCOLDOCR, LVOCR, VBTBER, VBTICTLR, VBTBPCR1, VBTBPCR2
PRC3	<ul style="list-style-type: none"> Registers related the PVD: PVD1CR1, PVD1SR, PVD2CR1, PVD2SR, PVD1CMPCR, PVD2CMPCR, PVD1CR0, PVD2CR0, PVD1FCR, PVD2FCR
PRC4	<ul style="list-style-type: none"> Registers related to the Security and Privilege setting registers: ELCSARx (x=A,B)^{*1}, ELCPARx (x=A,B), PSARx (x=A to E), MSSAR, PPARx (x=A to E), MSPAR, PmSAR (m=0 to 9, A to G), CPUSAR, DEBUGSAR, ICUSARx (x=A,B,E to I), SRAMSAR, BUSSARx(x=A to C), BUSPARC, MMPUSARx (x=A,B), DTCSAR, DMAC SAR, DMACCHSAR, DMACCHPAR, TEVTRCR, SRAMSABAR0-1, STBRAMSABAR, STBRAMPABAR_NS, STBRAMPABAR_S, FSAR, CGFSAR, RSTSAR, LPMSAR, PVDSAR, BBFSAR, DPFSAR, RSCSAR, PGCSAR
PRC5 ^{*1}	<ul style="list-style-type: none"> Registers related to the reset control SYRSTMSK0, SYRSTMSK2

Note 1. Only PRCR_S is supported.

After correction

PRCR bit	Register to be protected
PRC0	<ul style="list-style-type: none"> Registers related to the clock generation circuit: SCKDIVCR, SCKDIVCR2, SCKSCR, PLLCCR, PLLCR, BCKCR, MOSCCR, HOCOCCR, HOCOCCR2, MOCOCCR, FLLCR1, FLLCR2, CKOCR, OSTDCR, OSTDSR, PLL2CCR, PLL2CR, PLLCCR2, PLL2CCR2, EBCKOCR, SDCKOCR, SCICKDIVCR, SCICKCR, SPICKDIVCR, SPICKCR, MOCOUTCR, HOCOUTCR, USBCKDIVCR, CANFDCKDIVCR, I3CCKDIVCR, USBCKCR, CANFDCKCR, I3CCKCR, MOSCSCR, HOCOSCR, MOSCWTCR, MOMCR, SOSCCR, SOMCR, LOCOCCR, LOCOUTCR, SYRACCR
PRC1	<ul style="list-style-type: none"> Registers related to the low power modes: SBYCR, OPCCR, PDRAMSCR0, PDRAMSCR1, SSCR1, LPSCR, DPSBYCR, DPSWCR, DPSIER0-3, DPSIFR0-3, DPSIEGR0-2, PLL1LDOCR, PLL2LDOCR, HOCOLDOCR, LVOCR, VBTBER, VBTICTLR, VBTBPCR1, VBTBPCR2
PRC3	<ul style="list-style-type: none"> Registers related the PVD: PVD1CR1, PVD1SR, PVD2CR1, PVD2SR, PVD1CMPCR, PVD2CMPCR, PVD1CR0, PVD2CR0, PVD1FCR, PVD2FCR
PRC4	<ul style="list-style-type: none"> Registers related to the Security and Privilege setting registers: ELCSARx (x=A,B)^{*1}, ELCPARx (x=A,B), PSARx (x=B to E), MSSAR, PPARx (x=B to E), MSPAR, PmSAR (m=0 to 9, A, B), CPUSAR, DEBUGSAR, ICUSARx (x=A,B,E to I), SRAMSAR, BUSSARx(x=A to C), BUSPARC, MMPUSARx (x=A,B), DTCSAR, DMAC SAR, DMACCHSAR, DMACCHPAR, TEVTRCR, SRAMSABAR0-1, STBRAMSABAR, STBRAMPABAR_NS, STBRAMPABAR_S, FSAR, CGFSAR, RSTSAR, LPMSAR, PVDSAR, BBFSAR, DPFSAR, RSCSAR, PGCSAR
PRC5 ^{*1}	<ul style="list-style-type: none"> Registers related to the reset control SYRSTMSK0, SYRSTMSK2

Note 1. Only PRCR_S is supported.

22. Ultra-Low-Power Timer (ULPT)

22.4.7 Standby mode

[Page 812]

Before correction

It is prohibited to rewrite the ULPT, ULPTCMA, and ULPTCMB registers immediately before setting each standby mode. If the ULPT, ULPTCMA, and ULPTCMB registers are rewritten while the counter is running, set each standby mode after four or more cycles of the count source.

After correction

It is prohibited to rewrite the **ULPTCNT**, ULPTCMA, and ULPTCMB registers immediately before setting each standby mode. If the **ULPTCNT**, ULPTCMA, and ULPTCMB registers are rewritten while the counter is running, set each standby mode after

four or more cycles of the count source.

29. I2C Bus Interface (IIC)

29.8 Wakeup Function

[Page 1238]

Before correction

Precautions on the use of the wakeup function

- Do not change the content of the IIC registers except the WUSEN bit in ICWUR2 while the WUASYF flag in ICWUR2 is 1 (during PCLKB asynchronous operation).
- Set ICWUR.WUE and ICWUR.WUIE to 1, and ICCR2.MST and ICCR2.TRS to 0 (slave reception mode) before switching to PCLKB asynchronous mode.
- The device ID and the 10-bit slave address cannot be selected for the wakeup interrupt source. Set the DIDE bit in ICSEY and FS bit in SARUy (y = 0 to 2) to 0.
- Set bits TIE, TEIE, RIE, NAKIE, SPIE, STIE, ALIE, and TMOIE in the ICIER register to 0 (interrupt disabled) before switching to the asynchronous operation.
- When the wakeup function is enabled, do not use the timeout function (ICWUR.WUE = 1)
- Even when a wakeup interrupt is generated during PCLKB asynchronous operation (when ICWUR2.WUASYF = 1), if the slave addresses match in PCLKB synchronous mode (ICWUR2.WUASYF = 0), the wakeup interrupt does not occur and the WUF flag is not set.
- If the timing of writing 0 to the ICWUR2.WUSEN bit and the timing of detecting a start condition conflict, the IIC might start the next reception in PCLKB synchronous operation mode. In this case, ICWUR2.WUASYF flag becomes 1 (switch to PCLKB asynchronous mode) when data communication is complete, a stop condition is detected, and detection of a wakeup event starts.
- If you want to switch from PCLKB asynchronous operation to PCLKB synchronous operation without address match detection, it will switch in the stop condition detection. When the ICWUR2.WUSEN bit was set to 1 in a bus free state, it is continued PCLKB asynchronous operation (Reception operation: waiting communication frame). ICWUR2.WUASYF flag becomes to 1 when IIC detect the stop condition of the next communication frame, and IIC switches to PCLKB synchronous operation.
- After writing 0 to the WUSEN bit in ICWUR2, do not change registers relate to the IIC operation mode setting (ICMR3, ICSEY, and SARLy) until the mode is switched to PCLKB asynchronous operation from PCLKB synchronous operation (while the ICWUR2.WUASYF flag is 1). If the register value changes during this period by an interrupt handling or another factor, the IIC might malfunction before switching to the asynchronous operation.
- During PCLKB asynchronous operation (ICWUR2.WUASYF = 0 (or WUASYF = 1)), do not refer to each flag of ICSR1, ICSR2 register and ICCR2.BBSY flag.

After correction

Precautions on the use of the wakeup function

- Do not change the content of the IIC registers except the **ICIER register and** WUSEN bit in ICWUR2 while the WUASYF

flag in ICWUR2 is 1 (during PCLKB asynchronous operation).

- Set ICWUR.WUE and ICWUR.WUIE to 1, and ICCR2.MST and ICCR2.TRS to 0 (slave reception mode) before switching to PCLKB asynchronous mode.
- The device ID and the 10-bit slave address cannot be selected for the wakeup interrupt source. Set the DIDE bit in ICSEY and FS bit in SARUy (y = 0 to 2) to 0.
- Set bits TIE, TEIE, RIE, NAKIE, SPIE, STIE, ALIE, and TMOIE in the ICIER register to 0 (interrupt disabled) **after switching to PCLKB asynchronous operation (ICWUR2.WUASYF=1).**
- When the wakeup function is enabled, do not use the timeout function (ICWUR.WUE = 1)
- Even when a wakeup interrupt is generated during PCLKB asynchronous operation (when ICWUR2.WUASYF = 1), if the slave addresses match in PCLKB synchronous mode (ICWUR2.WUASYF = 0), the wakeup interrupt does not occur and the WUF flag is not set.
- If the timing of writing 0 to the ICWUR2.WUSEN bit and the timing of detecting a start condition conflict, the IIC might start the next reception in PCLKB synchronous operation mode. In this case, ICWUR2.WUASYF flag becomes 1 (switch to PCLKB asynchronous mode) when data communication is complete, a stop condition is detected, and detection of a wakeup event starts.
- If you want to switch from PCLKB asynchronous operation to PCLKB synchronous operation without address match detection, it will switch in the stop condition detection. When the ICWUR2.WUSEN bit was set to 1 in a bus free state, it is continued PCLKB asynchronous operation (Reception operation: waiting communication frame). ICWUR2.WUASYF flag becomes to 1 when IIC detect the stop condition of the next communication frame, and IIC switches to PCLKB synchronous operation.
- After writing 0 to the WUSEN bit in ICWUR2, do not change registers relate to the IIC operation mode setting (ICMR3, ICSEY, and SARLy) until the mode is switched to PCLKB asynchronous operation from PCLKB synchronous operation (while the ICWUR2.WUASYF flag is 1). If the register value changes during this period by an interrupt handling or another factor, the IIC might malfunction before switching to the asynchronous operation.
- During PCLKB asynchronous operation (ICWUR2.WUASYF = 0 (or WUASYF = 1)), do not refer to each flag of ICSR1, ICSR2 register and ICCR2.BBSY flag.

31. CAN with Flexible Data-rate (CANFD)

31.2.56 CFDGLOCKK : Global Lock Key Register

[Page 1591]

Before correction

LOCK[15:0] bits (Lock Key)

The unlock key sequence must be written in the LOCK[15:0] bits to configure the CANFD module in **FIFO OTB disable and RAM test modes.**

The read value from these bits is always 0x0000.

You cannot write to these bits when the CANFD module is in GL_SLEEP or GL_RESET mode.

Do not write to these bits when the CANFD module is in GL_OPERATION mode.

After correction

LOCK[15:0] bits (Lock Key)

The unlock key sequence must be written in the LOCK[15:0] bits to configure the CANFD module in RAM test modes.

The read value from these bits is always 0x0000.

You cannot write to these bits when the CANFD module is in GL_SLEEP or GL_RESET mode.

Do not write to these bits when the CANFD module is in GL_OPERATION mode.

31.6.2.1 FIFO Buffers Configuration

[Page 1651, 1652]

Before correction

(3) FIFO depth configuration

(omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes.

Configuration of the RX message buffers, along with FIFO buffers, that exceeds this maximum limit should not be done.

(omission)

(4) FIFO payload size configuration

(omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes.

Configuration of the RX message buffers, along with FIFO buffers, that exceeds this maximum limit should not be done.

After correction

(3) FIFO depth configuration

(omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes

(76 bytes including ID and PTR).

Configuration of the RX message buffers, along with FIFO buffers, that exceeds this maximum limit should not be done.

(omission)

(4) FIFO payload size configuration

(omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes

(76 bytes including ID and PTR).

Configuration of the RX message buffers, along with FIFO buffers, that exceeds this maximum limit should not be done.

31.9.2.1 RAM Test Mode

[Page 1684]

Before correction

- MB RAM:

$pn = \text{ceil}(2072 / 256) = 9$ pages

CFDGTSTCFG.RTMPS[3:0] = 0 to 8 inclusive

After correction

- MB RAM:

$pn = \text{ceil}(2072 / 256) = 9$ pages

CFDGTSTCFG.RTMPS[3:0] = 0 to 8 inclusive

(User should not access more than 24 Bytes in the last page)

Added 31.10 RAM area configuration

Before correction

(no description)

After correction

The RAM area used in CANFD (referred to as MRAM) can be split into the following groups as shown below in Figure 31.54:

- AFL Rule Table area
- PFL Rule Table area
- Message Buffer^{*1} area (RX MB + FIFO Buffer)
- OTB area
- THL area
- TX MB area

Physically the RAM is the Message Buffer RAM^{*2} (RX MB, RX FIFO, Common FIFO^{*3}, TX MB, THL, OTB, AFL Rule Table, PFL Rule Table).

- *1: Referred to as MB
- *2: Referred to as MRAM
- *3: Referred to as CFIFO




Figure 31.54 RAM area grouping

The MRAM area starts with the TX MB area at address 0x0000. The TX MB area is followed immediately by the THL area which is then followed immediately by the OTB area. The size of the TX MB, THL and OTB area is fixed.

The OTB area is followed by the message buffer area. The message buffer area size depends on the configuration of the flat RXMBs, RXFIFOs and CFIFO. When all are configured the RX MB area is followed by the RXFIFO area which is followed by the CFIFO area.

The configured MRAM area can be calculated then as follows.

$$\text{MRAM_cfg} = \text{RXMB_MRAM_cfg} + \text{RXFIFO_MRAM_cfg} + \text{CFIFO_MRAM_cfg} + \text{TXMB_MRAM_cfg} + \text{THL_MRAM_cfg} + \text{OTB_MRAM_cfg} + \text{AFL_MRAM_cfg} + \text{PFL_MRAM_cfg}$$

$RXMB_MRAM_cfg = (12 \text{ Bytes} + CFDRMNB.RMPLS) * CFDRMNB.NRXMB$
 $RXFIFO_MRAM_cfg = SUM((12 \text{ Bytes} + CFDRFCCa.RFPLS) * CFDRFCCa.RFDC)$
 $CFIFO_MRAM_cfg = (12 \text{ Bytes} + CFDCFCC.CFPLS) * CFDCFCC.CFDC$
 $TXMB_MRAM_cfg = 304 \text{ Bytes}$
 $THL_MRAM_cfg = 64 \text{ Bytes}$
 $OTB_MRAM_cfg = 160 \text{ Bytes}$
 $PFL_MRAM_cfg = 72 \text{ Bytes}$
 $AFL_MRAM_cfg = 256 \text{ Bytes}$

"a" means RX FIFO index = [0...no_of_RFIFOs-1]
 no_of_RFIFOs : Number of configured RX FIFOs

Note: For CFDRFCCa.RFDC, CFDCFCC.CFDC, CFDRMNB.RMPLS, CFDRMNB.NRXMB, CFDRFCCa.RFPLS and CFDCFCC.CFPLS the related number of bytes must be used.

The Table 31.29 shows the calculation of the different RAM areas used for the AFL entries, OTB buffers, TX/RX message buffers, RX/Common FIFOs and PFL entries.

Table 31.29 MRAM area calculation

RAM Name	RAM Property	RAM Area Calculation Method	RAM Values
AFL	Avg. rule entries		16
	No. of Bytes in a rule entry	Fixed	16
	No. of Bytes in AFL area	Avg. rule entries * No. of Bytes in a rule entry	256
PFL	Avg. rule entries		2
	No. of Bytes in a rule entry	Fixed	36
	No. of Bytes in PFL area	Avg. rule entries * No. of Bytes in a rule entry	72
TX MB	No. of TX MBs	Fixed	4
	No. of Bytes needed for each TX MB	Fixed	76
	No. of Bytes in TX MB area	No. of TXMBs * No. of Bytes needed for each TXMB	304
THL	No. of entries in 1 THL buffer	Fixed	8
	No. of Bytes needed for each THL entry	Fixed	8
	No. of Bytes in THL area	No. of entries in 1 THL buffer * No. of Bytes needed for each THL entry	64
OTB	Avg. No. of buffers		2
	No. of Bytes for OTB entry	Fixed	80
	No. of Bytes in OTB area	Avg. No. of buffers * No. of Bytes for OTB entry	160
Message Buffer	No. of RXMBs	Fixed	16
	No. of RXFIFOs	Fixed	2
	No. of Common FIFO	Fixed	1
	Avg. No. of messages for RXMB and FIFO buffers		16
	No. of Bytes for each stored message	Fixed	-
	Average size of a Message Buffer in Bytes		76
	No. of Bytes in Message Pool area	Avg. No. of messages for RXMB and FIFO buffers * Average size of a Message Buffer in Bytes	1216
	No. of Bytes Message RAM	No. of Bytes in Message Pool area + No. of Bytes in OTB area + No. of Bytes in THL area + No. of Bytes in TXMB area + No. of Bytes in PFL area + No. of Bytes in AFL area	2072

Added 31.10.1 Examples

Before correction

(no description)

After correction

The Figure 31.55 below shows one possible configuration.

		0x818
	AFL area	
		0x718
	PFL area	
		0x6D0
	Unused area	
		0x640
CFDFCC.CFDC=1 (4 Message) CFDFCC.CFPLS=0 (8byte) → 20byte per Message	COM FIFO 0	0x5F0
CFDRFCC1.RFDC=2 (8 Message) CFDRFCC1.RFPLS=0 (8byte) → 20byte per Message	RX FIFO 1	0x550
CFDRFCC0.RFDC=3 (16 Message) CFDRFCC0.RFPLS=5 (32byte) → 44byte per Message	RX FIFO 0	0x290
RXMB: CFDRMNB.NRXMB=4 (4 Message) CFDRMNB.RMPLS=3 (20byte) → 32byte per RXMB	RX MB	0x210
	OTB	0x170
	THL	0x130
	TXMB[3]	
	:	
	TXMB[0]	0x000
		(unit : Byte)

Figure 31.55 RX MB + FIFO buffers RAM area configuration examples

Added 31.10.2 OTB Area

Before correction

(no description)

After correction

The OTB area starts immediately after the area allocated for THL Buffers. The OTB is a special purpose buffer used by the CANFD. This section of RAM area can be accessed only by the CPU in RAM Test mode. Buffer needs 80 Bytes and the average number of buffers is 2. Hence, the total number of Bytes allocated for the OTB is 2*80 Bytes.

Added 31.10.3 RAM initialization cycle

Before correction

(no description)

After correction

The number of RAM initialization cycles and the RAM number of pages are shown below.

MRAM area size	RAM initialization cycles	RAM Test RTMPS range
2072	520	0x0 .. 0x8

(PCLKA cycle)

31.10 Usage notes

[Page 1686]

Before correction

31.10 Usage notes

31.10.1 Module-stop function

CANFD operation can be disabled or enabled using Module Stop Control Register C (MSTPCRC). The CANFD module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section [10, Low Power Modes](#).

After correction

31.11 Usage notes

31.11.1 Module-stop function

CANFD operation can be disabled or enabled using Module Stop Control Register C (MSTPCRC). The CANFD module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section [10, Low Power Modes](#).

37. Security Features

37.2.3.5 Memory Security Attribution of TrustZone filter

[Page 1884]

Before correction

The contents in Secure or Non-secure Callable regions must be the same in both bank0 and bank1 in the dual mode. Otherwise, the contents of secure or non-secure regions may not be consistent after a field update.

After correction

Bank swapping by the non-secure user may change the code in the secure or non-secure callable areas. The following is recommended to prevent this.

- Set BANKSEL_SEL.BANKSWP[2:0]=000b to disable the bank swapping for non-secure users.
- Make the code in secure or non-secure callable areas for both banks the same when allow non-secure user to swap banks.

39. 12-Bit A/D Converter (ADC12)

39.6.13 Port Settings When Using the ADC12 Input

[Page 2017]

Before correction

When using the high-precision channels, do not use PORT0 as general I/O.

After correction

When using the high-precision channels, do not use PORT0 as **digital output ports**.

46. Flash Memory

46.4.6 PNRn : Part Numbering Register n (n = 0 to 3)

[Page 2087]

Before correction

The PNRn is a read-only register that stores a 16-byte part numbering. The PNRn register should be read in 32-bit units. Each byte corresponds to the ASCII code representation of the product part number as detailed in . The first character ("R",0x52 in ASCII code) of the part number is stored in the byte with the smallest address (0x0300_80F0). When reading by the signature request command of the serial programming interface, the data is read in order from the data with the small address. That is, the data in 0x0300_80F0 is read first, and in 0x0300_80FF is read last.

After correction

The PNRn is a read-only register that stores a 16-byte part numbering. The PNRn register should be read in 32-bit units. Each byte corresponds to the ASCII code representation of the product part number as detailed in **Table 1.12 Product list**. The first character ("R",0x52 in ASCII code) of the part number is stored in the byte with the smallest address (0x0300_80F0). When reading by the signature request command of the serial programming interface, the data is read in order from the data with the small address. That is, the data in 0x0300_80F0 is read first, and in 0x0300_80FF is read last.

48. Electrical Characteristics

Table 48.8 Current of high-speed mode, maximum condition (MVE and peripheral operation) (DCDC mode)

[Page 2185]

Before correction

Parameter	Symbol	Typ	Max		Unit	Test conditions	
			105°C	125°C			
Supply current *1*2	—	I _{CC}	2.8	5.97	6.11	mA	

After correction

Parameter	Symbol	Typ	Max		Unit	Test conditions	
			105°C	125°C			
Supply current *1*2	—	I _{CC}	2.8	7.05	7.19	mA	

Table 48.9 Current of high-speed mode, maximum condition (MVE and peripheral operation) (External VDD mode)

[Page 2186]

Before correction

Parameter	CPUCLK Frequency	Symbol	Typ	Max		Unit	Test conditions
				105°C	125°C		

Supply current*1 *2	—	I _{CC}	2.8	5.97	6.11	mA	
------------------------	---	-----------------	-----	------	------	----	--

After correction

Parameter	CPUCLK Frequency	Symbol	Typ	Max		Unit	Test conditions
				105°C	125°C		
Supply current*1 *2	—	I _{CC}	2.8	7.05	7.19	mA	