

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RH8-B0303A/E	Rev.	1.00
Title	Write value limitation of CSIH reserved bit at RH850 products		Information Category	Technical Notification	
Applicable Product	RH850/C1x, C1M-A RH850/F1H-100	Lot No.	Reference Document	R01UH0414EJ0160 (C1x) R01UH0607EJ0120 (C1M-A) R01UH0631EJ0100 (F1H-100)	
		All lot			

This notification provides an additional description to the CSIH reserved bit's explanation. *Red character*: Changing point

1. Changing point

1.1. C1x

[After modification]

11.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 11.25 CSIHnTX0W Register Contents (1/2)

Bit position	Bit name	Function
31	CSIHnCIRE	<p>Enables the communication interrupt request INTCSIHTIC in dual buffer or transmit-only buffer mode, or the job completion interrupt INTCSIHTIJC request in FIFO mode.</p> <p>0: No interrupt is requested. 1: An interrupt is requested. Generates interrupt INTCSIHTIC or INTCSIHTIJC after transmission. For details, see Section 11.4.3, INTCSIHTIC (Communication Status Interrupt) and Section 11.4.6, INTCSIHTIJC (job Completion Interrupt).</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1).</p>
30	CSIHnEOJ	<p>Specifies the end of a job.</p> <p>0: Indicates that the job does not end. The job continues. 1: Indicates end-of-job data.</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1). This bit must be set to 0 in slave mode.</p>
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION</p> <p>This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	<p>When read, the value after reset is read. When writing, write the value after reset.</p> <p><i>Note that these bits should be written to 00FH when CSx (either x = 0 to 3) is used in master mode.</i></p>

[Before modification]

11.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 11.25 CSIHnTX0W Register Contents (1/2)

Bit position	Bit name	Function
31	CSIHnCIRE	<p>Enables the communication interrupt request INTCSIHTIC in dual buffer or transmit-only buffer mode, or the job completion interrupt INTCSIHTIJC request in FIFO mode.</p> <p>0: No interrupt is requested. 1: An interrupt is requested. Generates interrupt INTCSIHTIC or INTCSIHTIJC after transmission. For details, see Section 11.4.3, INTCSIHTIC (Communication Status Interrupt) and Section 11.4.6, INTCSIHTIJC (job Completion Interrupt).</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1).</p>
30	CSIHnEOJ	<p>Specifies the end of a job.</p> <p>0: Indicates that the job does not end. The job continues. 1: Indicates end-of-job data.</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1). This bit must be set to 0 in slave mode.</p>
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION</p> <p>This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	When read, the value after reset is read. When writing, write the value after reset.

1.2. C1M-A

[After modification]

11.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 11.25 CSIHnTX0W Register Contents (2/2)

Bit Position	Bit Name	Function
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted.</p> <p>If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	<p>When read, the value after a reset is read. When writing, write the value after a reset.</p> <p><i>Note that these bits should be written to 00FH when CSx (either x = 0 to 3) is used in master mode.</i></p>
19 to 16	CSIHnCS[3:0]	<p>Activates one or several chip select signals.</p> <p>0: Activates chip select x for the associated transmission. 1: Deactivates chip select x for the associated transmission.</p> <p>Setting CSIHnTX0W.CSIHnCS[3:0] = FH is prohibited.</p> <p>CAUTION: If several chip select signals are enabled for broadcasting, the configuration of one with CSIHnCFGx.CSIHnRCBx = 0 (dominant) is used. In this case, all dominant chip select signals must be set to precisely the same value. In slave mode, set the CSIHnCS[3:0] bits to EH.</p>
15 to 0	CSIHnTX[15:0]	Stores the transmission data.

CAUTION

When setting this register, see Table 11.43, Notes on Setting Registers.

[Before modification]

11.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 11.25 CSIHnTX0W Register Contents (2/2)

Bit Position	Bit Name	Function
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted.</p> <p>If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	When read, the value after a reset is read. When writing, write the value after a reset.
19 to 16	CSIHnCS[3:0]	<p>Activates one or several chip select signals.</p> <p>0: Activates chip select x for the associated transmission. 1: Deactivates chip select x for the associated transmission.</p> <p>Setting CSIHnTX0W.CSIHnCS[3:0] = F_H is prohibited.</p> <p>CAUTION: If several chip select signals are enabled for broadcasting, the configuration of one with CSIHnCFGx.CSIHnRCBx = 0 (dominant) is used. In this case, all dominant chip select signals must be set to precisely the same value. In slave mode, set the CSIHnCS[3:0] bits to E_H.</p>
15 to 0	CSIHnTX[15:0]	Stores the transmission data.

CAUTION

When setting this register, see Table 11.43, Notes on Setting Registers.

1.3. F1H-100

[After modification]

16.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 16.26 CSIHnTX0W Register Contents (1/2)

Bit Position	Bit name	Function
31	CSIHnCIRE	<p>Enables the communication interrupt request INTCSIHTIC in dual buffer or transmit-only buffer mode, or the job completion interrupt request INTCSIHTIJC in FIFO mode.</p> <p>0: No interrupt is requested. 1: An interrupt is requested. Generates interrupt INTCSIHTIC or INTCSIHTIJC after transmission. For details, see Section 16.4.3, INTCSIHTIC (Communication Status Interrupt) and Section 16.4.6, INTCSIHTIJC (Job Completion Interrupt).</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1).</p>
30	CSIHnEOJ	<p>Specifies the end of a job.</p> <p>0: Indicates that it is not end-of-job data. The job continues. 1: Indicates end-of-job data.</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1). This bit must be set to 0 in slave mode.</p>
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted.</p> <p>If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION</p> <p>This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	<p>When read, the value after reset is returned. When writing, write the value after reset.</p> <p><i>Note that these bits should be written to 00F_n when CS_x (either x = 0 to 3) is used in master mode.</i></p>


[Before modification]

16.3.12 CSIHnTX0W — CSIHn Transmit Data Register 0 for Word Access

Table 16.26 CSIHnTX0W Register Contents (1/2)

Bit Position	Bit name	Function
31	CSIHnCIRE	<p>Enables the communication interrupt request INTCSIHTIC in dual buffer or transmit-only buffer mode, or the job completion interrupt request INTCSIHTIJC in FIFO mode.</p> <p>0: No interrupt is requested. 1: An interrupt is requested. Generates interrupt INTCSIHTIC or INTCSIHTIJC after transmission. For details, see Section 16.4.3, INTCSIHTIC (Communication Status Interrupt) and Section 16.4.6, INTCSIHTIJC (Job Completion Interrupt).</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1).</p>
30	CSIHnEOJ	<p>Specifies the end of a job.</p> <p>0: Indicates that it is not end-of-job data. The job continues. 1: Indicates end-of-job data.</p> <p>CAUTION</p> <p>This bit is only valid when job mode is enabled (CSIHnCTL1.CSIHnJE = 1). This bit must be set to 0 in slave mode.</p>
29	CSIHnEDL	<p>Specifies whether the associated data requires the extended data length (EDL) option.</p> <p>0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted.</p> <p>If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured.</p> <p>CAUTION</p> <p>This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p>
28 to 20	Reserved	When read, the value after reset is returned. When writing, write the value after reset.

2. Judgment Flow



(A)	Using CSIH in Master mode
(B)	Always set CSIHnTX0W[23:20] to F _H
(C)	Setting CSIHnCFGx.CSIHnRCBx to 1 _B
(D)	The setting of every active-CS (CSIHnTX0W.CSIHnCSx=0 _B) is “CSIHnCFGx.CSIHnRCBx=1 _B ”

3. Final handling

The descriptions shown above in *italic* will be released by errata documents for each user's manual.