

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RenesasTechnology Corp.

Product Category	MPU&MCU	Document No.	TN-SH7-A556A/E	Rev.	1.00
Title	SH7720 hardware manual revision up		Information Category	Technical Notification	
Applicable Product	SH3-DSP SH7700 Series SH7720 Group	Lot No.	Reference Document	SH7720 hardware manual (REJ09B0033-0100 Rev.1.00) (REJ09B0033-0200 Rev.2.00)	
		All			

SH7720 Hardware Manual is revised from Rev.1.00. to Rev.2.00

Please refer to main revisions and additions in Rev. 2.00 as shown in the following.

Item	Page	Revision (See Manual for Details)																														
Section 1 Overview	4, 8	Amended																														
1.1 Features																																
Table 1.1 SH7720 Features		<table border="1"> <thead> <tr> <th>Item</th> <th>Features</th> </tr> </thead> <tbody> <tr> <td>Clock pulse generator (CPG)</td> <td> <ul style="list-style-type: none"> Generates three types of clocks <ul style="list-style-type: none"> CPU clock: Maximum 133.34 MHz Bus clock: Maximum 66.67 MHz Peripheral clock: Maximum 33.34 MHz </td> </tr> </tbody> </table>	Item	Features	Clock pulse generator (CPG)	<ul style="list-style-type: none"> Generates three types of clocks <ul style="list-style-type: none"> CPU clock: Maximum 133.34 MHz Bus clock: Maximum 66.67 MHz Peripheral clock: Maximum 33.34 MHz 																										
Item	Features																															
Clock pulse generator (CPG)	<ul style="list-style-type: none"> Generates three types of clocks <ul style="list-style-type: none"> CPU clock: Maximum 133.34 MHz Bus clock: Maximum 66.67 MHz Peripheral clock: Maximum 33.34 MHz 																															
		<table border="1"> <thead> <tr> <th rowspan="2">Product lineup</th> <th colspan="3">Operating</th> </tr> <tr> <th>Abb.</th> <th>Frequency</th> <th>Product Code</th> <th>Package</th> </tr> </thead> <tbody> <tr> <td rowspan="4">SH7720</td> <td rowspan="2">133.34 MHz</td> <td>HD6417720BP</td> <td>256-pin CSP</td> </tr> <tr> <td>133C</td> <td>(PLBG0256GA-A (BP-256H))</td> </tr> <tr> <td rowspan="2">133.34 MHz</td> <td>HD6417720BP</td> <td>256-pin CSP</td> </tr> <tr> <td>133CV</td> <td>(PLBG0256GA-A (BP-256HV))</td> </tr> <tr> <td rowspan="4">SH7720</td> <td rowspan="2">133.34 MHz</td> <td>HD6417720BL</td> <td>256-pin CSP</td> </tr> <tr> <td>133C</td> <td>(PLBG0256KA-A (BP-256C))</td> </tr> <tr> <td rowspan="2">133.34 MHz</td> <td>HD6417720BL</td> <td>256-pin CSP</td> </tr> <tr> <td>133CV</td> <td>(PLBG0256KA-A (BP-256CV))</td> </tr> </tbody> </table>	Product lineup	Operating			Abb.	Frequency	Product Code	Package	SH7720	133.34 MHz	HD6417720BP	256-pin CSP	133C	(PLBG0256GA-A (BP-256H))	133.34 MHz	HD6417720BP	256-pin CSP	133CV	(PLBG0256GA-A (BP-256HV))	SH7720	133.34 MHz	HD6417720BL	256-pin CSP	133C	(PLBG0256KA-A (BP-256C))	133.34 MHz	HD6417720BL	256-pin CSP	133CV	(PLBG0256KA-A (BP-256CV))
Product lineup	Operating																															
	Abb.	Frequency	Product Code	Package																												
SH7720	133.34 MHz	HD6417720BP	256-pin CSP																													
		133C	(PLBG0256GA-A (BP-256H))																													
	133.34 MHz	HD6417720BP	256-pin CSP																													
		133CV	(PLBG0256GA-A (BP-256HV))																													
SH7720	133.34 MHz	HD6417720BL	256-pin CSP																													
		133C	(PLBG0256KA-A (BP-256C))																													
	133.34 MHz	HD6417720BL	256-pin CSP																													
		133CV	(PLBG0256KA-A (BP-256CV))																													
1.3 Pin Assignments	10	Added																														
1.3.1 Pin Assignments		PLBG0256GA-A																														
Figure 1.2 Pin Assignments		BP-256HV																														
(PLBG0256GA-A (BP-256H/HV))		BP-256H																														
		C18 →																														
		USB1d_TXDPLS/AFE_SCLK/IOIS16/PCC_IOIS16/PTG4																														
		Amended																														
		J17 → MMC_CMD/SIOF1_RxD/TPU_T12B/PTU1																														

Item	Page	Revision (See Manual for Details)
Figure 1.3 Pin Assignments (PLBG0256KA-A (BP-256C/CV))	11	Added PLBG0256KA-A BP-256CV BP-256C E18 → USB1d_TXDPLS/AFE_SCLK/IOIS16/PCC_IOIS16/PTG4 Amended K17 → MMC_CMD/SIOF1_RxD/TPU_TI2B/PTU1

Table 1.2 List of Pin Assignments	12 to 23	Headings of pin number columns amended BP-256H → PLBG0256GA-A BP-256C → PLBG0256KA-A
-----------------------------------	----------	--

Pin No. (PLBG0256GA-A)	Pin No. (PLBG0256KA-A)	Pin Name	Function	I/O	I/O Buffer Power Supply
C18	E18	USB1d_TXDPLS/ AFE_SCLK/ IOIS16/ PCC_IOIS16/ PTG4	D+ transmit output/shift clock/16-bit IO/write protection/general-purpose port	O/I/I/I/O	VccQ
G20	J20	SIM_CLK/SCIF1_ SCK/PTV0	Clock output/serial clock/ general-purpose port	O/I/O/I/O	VccQ
J17	K17	MMC_CMD/ SIOF1_RxD/ TPU_TI2B/ PTU1	MMC command output/response input/receive data/ clock input/general-purpose port	I/O/I/I/O	VccQ
J20	L17	SCIF0_RTS/TPU_ TO0/PTT3	Transmit request/timer output/general-purpose port	O/I/O/I/O	VccQ
L19	N17	SCIF0_SCK/PTT0	Serial clock/general-purpose port	I/O/I/O	VccQ

Item	Page	Revision (See Manual for Details)				
1.3.2 Pin Functions	29 to	Amended				
Table 1.3 SH7720 Pin Functions	34					
		Classification	Symbol	I/O		
			Name	Function		
		Realtime clock (RTC)	VccQ_RTC	—	RTC power supply	Power supply pin for the RTC (3.3 V)
			Vcc_RTC	—	RTC power supply	Power supply pin for the RTC (1.5 V)
			Vss_RTC	—	RTC ground	Ground pin for the RTC.
			EXTAL_RTC	I	RTC external clock	Connects crystal resonator for the RTC. Also used to input external clock for the RTC.
			XTAL_RTC	O	RTC crystal	Connects crystal resonator for the RTC
		USB	EXTAL_USB	I	USB external clock	Connects crystal resonator for USB. Also used to input external clock for USB (48 MHz)

- Notes:
1. All Vcc/Vss/VccQ/VssQ/VccQ1/VssQ1/Avcc/Avss/Avcc_USB/Avss_USB/VccQ_RTC/Vcc_RTC/Vss_RTC/Vcc_PLL1/Vss_PLL1/Vcc_PLL2/Vss_PLL2 should be connected to the system power supply (so that power is supplied at all times.) In hardware standby mode, the power supply to other than Vcc_RTC and VccQ_RTC can be turned off (section 13.8).
 2. Always supply power to the Vcc_RTC and VccQ_RTC, even if the RTC is not being used.
 3. Always supply power to the Vcc_PLL1 and Vcc_PLL2, even if the PLL is not being used.
 4. Drive ASEMD0 high when using the user system alone, and not using an emulator or the H-UDI. When this pin is low or open, RESETP may be masked.
 5. Drivability can be switched by the register settings of the pin function controller (PFC). When 3.3 V is applied to VccQ1, set the drivability low. When 1.8 V is applied to VccQ1, set the drivability high.

Item	Page	Revision (See Manual for Details)																		
Section 11 Clock Pulse Generator (CPG) 11.4 Register Description 11.4.2 USBH/USBF Clock Control Register (UCLKCR)	447	Amended is an 8-bit readable/writable register. UCLKCR is initialized to H'60 by a power-on reset.																		
Section 13 Power-Down Modes 13.8 Hardware Standby Mode 13.8.3 Hardware Standby Mode Timing	481	Addedtimings in hardware standby mode. Since the signal on the CA pin is sampled at the timing of EXTAL-RTC, clock should be input to the EXTAL-RTC pin when hardware standby mode is entered. In hardware standby mode, the CA pin.....																		
Figure 13.12 Timing When Power of Pins other than VCC-RTC and VCCQ_RTC is Off	482	Added Note * VCC, VCCQ, VccQ1, AVCC_USB, AVCC, VCC_PLL1, and VCC_PLL2																		
Section 15 16-Bit Timer Pulse Unit (TPU) 15.3 Register Description 15.3.3 Timer I/O Control Registers (TIOR)	506	AddedCare is required since TIOR is affected by the TMDR setting. If the counting operation is halted, the initial value set by this register is output from the TPU_TO pin.																		
Section 17 Realtime Clock (RTC) 17.2 Input/Output Pin Table 17.1 Pin Configuration	541	Amended <table border="1"> <thead> <tr> <th>Name</th> <th>Abbreviation</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>RTC external clock</td> <td>EXTAL_RTC</td> <td>Connects crystal resonator for RTC. Also used to input external clock for RTC.</td> </tr> <tr> <td>RTC crystal</td> <td>XTAL_RTC</td> <td>Connects crystal resonator for RTC.</td> </tr> <tr> <td>RTC power supply</td> <td>V_{CC}_RTC</td> <td>Power-supply pin for RTC (1.5 V)*</td> </tr> <tr> <td>RTC GND</td> <td>V_{SS}_RTC</td> <td>GND pin for RTC *</td> </tr> <tr> <td>RTC power supply</td> <td>V_{CCQ}_RTC</td> <td>Power-supply pin for RTC (3.3 V)*</td> </tr> </tbody> </table>	Name	Abbreviation	Description	RTC external clock	EXTAL_RTC	Connects crystal resonator for RTC. Also used to input external clock for RTC.	RTC crystal	XTAL_RTC	Connects crystal resonator for RTC.	RTC power supply	V _{CC} _RTC	Power-supply pin for RTC (1.5 V)*	RTC GND	V _{SS} _RTC	GND pin for RTC *	RTC power supply	V _{CCQ} _RTC	Power-supply pin for RTC (3.3 V)*
Name	Abbreviation	Description																		
RTC external clock	EXTAL_RTC	Connects crystal resonator for RTC. Also used to input external clock for RTC.																		
RTC crystal	XTAL_RTC	Connects crystal resonator for RTC.																		
RTC power supply	V _{CC} _RTC	Power-supply pin for RTC (1.5 V)*																		
RTC GND	V _{SS} _RTC	GND pin for RTC *																		
RTC power supply	V _{CCQ} _RTC	Power-supply pin for RTC (3.3 V)*																		
<p>Note: * Power-supply pins for RTC should be power supplied even when the RTC is not used.</p>																				


Item	Page	Revision (See Manual for Details)
Section 20 I ² C Bus Interface (IIC)	629	Amended
20.3 Register Description		
20.3.3 I ² C Bus Mode Register (ICMR)		
	Bit	Bit Name Initial Value R/W Description
	6	— 0 — Reserved
		This bit is always read as 0. The write value should always be 0.
20.4 Operation	640 to 647	WAIT deleted
20.4.2 Master Transmit Operation		1. Set the ICE bit in ICCR1 to 1. Also set up the MLS bit in ICMR and the CKS4 to CKS0 bits in ICCKS. (Initial setting)
20.4.4 Slave Transmit Operation		
20.4.5 Slave Receive Operation		
20.7 Usage Notes	656	Added
Section 23 USB Pin Multiplex Controller	733	Amended
23.1 Features		
Figure 23.1 Block Diagram of USB PIN Multiplexer		
23.2 Input/Output Pins	735	Amended
Table 23.4 Pin Configuration (Clock Signal)		
	Name	Pin Name Description
	USB external clock	EXTAL_USB Connects a crystal resonator for USB. Also used to input an external clock for USB (48 MHz input).
	USB crystal	XTAL_USB Connects a crystal resonator for USB

Item	Page	Revision (See Manual for Details)			
23.3 Register Description	736	Amended			
23.3.1 USB Transceiver Control Register (UTRCTL)	Bit	Bit Name	Initial Value	R/W	Description
	15 to 9	—	All 0	R/W	Reserved These bits are always read as all 0s. The write values should always be all 0s.
	7 to 2	—	All 0	R/W	Reserved These bits are always read as all 0s. The write values should always be all 0s.

23.4 Examples of External Circuit 737 Amended

23.4.1 Example of the Connection between USB Function Controller and Transceiver

Figure 23.2 Example 1 of Transceiver Connection for USB function Controller (On-Chip Transceiver is Used)




23.4.2 Example of the Connection between USB Host Controller and Transceiver 739 Amended

.....using the built-in transceiver 1. By using the USB2_ovr_current, USB2_pwr_en, USB2_P, and USB2_M pins in an external circuit similar to that in figure 23.4, you can.....

Item Page Revision (See Manual for Details)

Figure 23.4 Example 1 740 Amended
 of Transceiver
 Connection for USB Host
 Controller (On-Chip
 Transceiver is Used)



Section 24 USB Host 744 Amended
 Controller (USBH)

24.2 Input/Output Pins

Table 24.1 Pin Configuration

Pin name	Pin Name	Function
1P pin	USB1_P	D+ port 1 transceiver pin
1M pin	USB1_M	D- port 1 transceiver pin
2P pin	USB2_P	D+ port 2 transceiver pin
2M pin	USB2_M	D- port 2 transceiver pin

24.7 Usage Note 778 Added

Section 30 SIM Card 962 Amended
 Module (SIM)

30.3 Register Description

30.3.1 Serial Mode Register (SCSMR)

Bit	Bit Name	Initial Value	R/W	Description
5		1	R	Reserved This bit is always read as 1. The write value should always be 1.

Section 34 Pin Function 1143 Amended
 Controller (PFC)

Table 34.1 Multiplex Pins

Port	Port Function (Related Module)	Other Function (Related Module)
U	PTU1 input/output (port)	MMC_CMD input/output (MMC)/ SIOF1_RxD input (SIOF)/TPU_TI2B input (TPU)

Item	Page	Revision (See Manual for Details)	
Section 35 I/O Ports	1205	Amended	
35.16 Port T		PTT0 (input/output) / SCIF0_SCK (input/output)	
Figure 35.16 Port T			
35.17 Port U	1207	Amended	
Figure 35.17 Port U		PTU2 (input/output) / MMC_DAT (input/output) / SIOF1_TxD (output) / TPU_TI3A (input) PTU1 (input/output) / MMC_CMD (output) / SIOF1_RxD (input) / TPU_TI2B (input) PTU0 (input/output) / MMC_CLK (output) / SIOF1_SCK (input/output) / TPU_TI2A (input)	
35.17 Port V	1209	Amended	
Figure 35.18 Port V		PTV0 (input/output) / SIM_CLK (output) / SCIF1_SCK (input/output)	
Section 36 User Debugging Interface (H-UDI)	1219 to 1222	Amended	
36.3 Register Description			
36.3.3 Boundary Scan Register (SDBSR)			
Table 36.3 Pins and Boundary Scan Register Bits			
	Bit	Pin Name	I/O
	189	MMC_CMD/SIOF1_RxD/TPU_TI2B_PTU1	IN
	176	USB1d_TXDPLS/AFE_SCLK/IOIS16/PCC_IOIS16/PTG4	IN
	154	SCIF0_TxD/PTT2	OUT
	153	SCIF0_RTS/TPU_TO0/PTT3	OUT
	152	SCIF0_CTS/TPU_TO1/PTT4	OUT
	151	MMC_CLK/SIOF1_SCK/TPU_TI2A_PTU0	OUT
	150	MMC_CMD/SIOF1_RxD/TPU_TI2B_PTU1	OUT
	149	MMC_DAT/SIOF1_TxD/TPU_TI3A/PTU2	OUT
	137	USB1d_TXDPLS/AFE_SCLK/IOIS16/PCC_IOIS16/PTG4	OUT
	112	MMC_CMD/SIOF1_RxD/TPU_TI2B/PTU1	Control
	111	MMC_DAT/SIOF1_TxD/TPU_TI3A/PTU2	Control
	99	USB1d_TXDPLS/AFE_SCLK/IOIS16/PCC_IOIS16/PTG4	Control

Item	Page	Revision (See Manual for Details)			
Section 37 List of Registers	1269, 1279	Amended			
37.2 Register Bits		Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5 Module
		ICMR	MLS	<input type="checkbox"/>	<input type="checkbox"/> IIC
		SCSMR	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/> SIM
Section 38 Electrical Characteristics	1323, 1324	Amended			
38.3 DC Characteristics		Item	Symbol	Test Conditions	
Table 38.4 DC Characteristics (1) [Common]		Power supply voltage	V _{CC} V _{CC_PLL1} *1 V _{CC_PLL2} *1 V _{CC_RTC} *1		
		Analog (A/D, D/A) power supply current	During A/D conversion During A/D and D/A conversion Idle	A _{CC}	T _a = 25°C
		Current consumption*3	Sleep mode	I _{CC} I _{CCQ}	When sleep mode is entered after a power-on reset: V _{CCQ} , V _{CCQ1} = 3.3 V B ₀ = 33 MHz
Notes: 1. When the PLL and RTC are not used, the V _{CC_PLL1} , V _{CC_PLL2} , V _{CC_RTC} , V _{CCQ_RTC} , V _{SS_PLL1} , V _{SS_PLL2} , and V _{SS_RTC} should be power supplied.					

Item	Page	Revision (See Manual for Details)						
Table 38.4 DC Characteristics (2-a) [Except USB Transceiver and I ² C Related Pins]	1325	Added						
			Item	Min.	Typ.	Max.	Unit	Test Conditions
			Output high voltage	V _{CCQ1} × 0.85	—	—	V	V _{CCQ1} = 1.65 to 1.95 V I _{OH} = -0.2 mA
			Group 2 output pins*	2.4	—	—	V	V _{CCQ1} = 3.0 to 3.6 V I _{OH} = -0.2 mA
				2.2	—	—	V	V _{CCQ1} = 2.7 to 3.6 V I _{OH} = -2 mA
			Other input pins	2.2	—	—	V	I _{OH} = -2mA

Item	Page	Revision (See Manual for Details)							
Table 38.4 DC Characteristics (2-b) [I ² C Related Pins*]	1326	Amended							
			Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
			Power supply voltage	VCCQ	2.7	3.3	3.6	V	
			Input high voltage	V _{IH}	VCCQ × 0.7	—	VCCQ + 0.3	V	
			Input low voltage	V _{IL}	-0.3	—	VCCQ × 0.3	V	

Note: * The IIC_SCL and IIC_SDA pins (open-drain pins).

38.4 AC Characteristics	1328	Added						
Table 38.6 Maximum Operating Frequencies			Note: * When using the USB host controller, the external bus frequency (B□) should be set to 32 MHz or higher.					
38.4.1 Clock Timing	1329	Amended						
Table 38.7 Clock Timing			Item	Symbol	Min.	Max.	Unit	Figure
			CKIO clock output frequency	f _{OP}	20	66.67	MHz	38.2
			CKIO clock input frequency	f _{CKI}	20	66.67	MHz	38.3

Item	Page	Revision (See Manual for Details)
------	------	-----------------------------------

Figure 38.3 CKIO Clock 1330 Amended
Input Timing





Table 38.8 1333 Amended
Control Signal Timing

- Notes: 1. RESETP, NMI, and IRQ5 to IRQ0 are asynchronous. Changes are detected at the clock rise when the setup time shown is used. If the setup time cannot be used, detection may be delayed until the next clock rises.
2. The upper limits of the external bus clock are 66.67 MHz (133 MHz version) and 80 MHz (160 MHz).

38.4.4 Basic Timing 1344 Amended

Figure 38.18 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, Asynchronous External Wait 1 Input, BAS = 1 (WE in Write Cycle Controlled))



38.4.8 Peripheral Module 1373 Added
Signal Timing

Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 2.7$ to 3.6 V, $T_a = -20$ to 75°C

Table 38.10 Peripheral Module Signal Timing

38.4.12 I²C Bus 1378 Amended
Interface Timing

Table 38.14 I²C Bus Interface Timing

Item	Symbol	Test Conditions
SCL, SDA output fall time	t_{sf}	$V_{CCQ} = 3.0$ V

38.4.18 MMCIF Module 1389 Amended
Signal Timing

Table 38.22 MMCIF Module Signal Timing

Item	Symbol	Figure
MMC_CLK clock cycle	t_{MMCYC}	38.69 to 38.70
MMC_CLK clock high level width	t_{MMWH}	

Item	Page	Revision (See Manual for Details)				
Figure 38.71 MMCIF Receive Timing (Fall Sampling)	1390	Deleted				
38.4.19 H-UDI Related Pin Timing	1390	Amended				
Table 38.23 H-UDI Related Pin Timing						
	Item	Symbol	Min.	Max.	Unit	Figure
	TCK cycle time	t_{TCKcyc}	50	□	ns	38.71
	TRST setup time	t_{TRSTS}	12	□	ns	38.72
	TDI setup time	t_{DIS}	10	□	ns	38.73
	ASEMD0 setup time	t_{ASEMD0}	12	□	ns	38.74
		s				
Figure 38.71 TCK Input Timing	1391s	Figure numbers amended				
Figure 38.72 TRST Input Timing (Reset Hold)						
Figure 38.73 H-UDI Data Transfer Timing						
Figure 38.74 ASEMD0 Input Timing						
Figure 38.75 Output Load Circuit						

Item	Page	Revision (See Manual for Details)
Appendix	1395	Headings of pin number columns amended
A. Pin States	to	BP-256H → PLBG0256GA-A
Table A.1 SH7720 Pin States	1406	BP-256C → PLBG0256KA-A

1397, Amended and deleted
1406

Category		Pin Name	Manual Reset	Software Standby	Hardware Standby	Bus Release	I/O	Handling of Unused Pins
PLBG0 256GA -A	PLBG0 256KA -A							
C18	E18	USB1d_TXDPLS/ AFE_SCLK/ IOIS16/ PCC_IOIS16/ PTG4	O/I/I/I/P	O/Z/Z/Z/K	Z/Z/Z/Z/Z	O/I/I/I/P	O/I/I/I/O	Pull-up
C20	E21	EXTAL_USB	I	I	I	I	I	Pull-up

- Notes: *
- The conditions for setting USB_1P and USB_M to Z (open) are as follows:
 - (1) Pull the USB1_ovr_current/USBF_VBUS pin down.
 - (2) Clear the USB_TRANS bit in UTRCTR to 0 (initial value).
Set the USB_SEL bit in UTRCTR to 1 (initial value).
 - 1. Handlings of unused pins in this table are handling examples with the pin functions set to the initial values of the pin function controller (PFC) and cannot be guaranteed in some cases.
 - 2. Controlled by software when an input buffer (PAD) is not enabled.
 - 3. Normal input pin specification.
 - 4. A schmitt characteristic is provided.
 - 5. A board with which the emulator can be used must be designed according to the emulator specifications.

B. Product Lineup 1407 Amended

Operating Frequency	Product Code	Package
133.34 MHz	HD6417720BP133C	256-pin CSP (PLBG0256GA-A (BP-256H))
	HD6417720BP133CV	256-pin CSP (PLBG0256GA-A (BP-256HV))
	HD6417720BL133C	256-pin CSP (PLBG0256KA-A (BP-256C))
	HD6417720BL133CV	256-pin CSP (PLBG0256KA-A (BP-256CV))

Item	Page	Revision (See Manual for Details)
C. Package Dimensions	1408,	Figures replaced
Figure C.1 Package Dimensions	1409	
(PLBG0256GA-A (BP-256H/HV))		
Figure C.2 Package Dimensions		
(PLBG0256KA-A (BP-256C/CV))		