

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# HITACHI MICROCOMPUTER TECHNICAL UPDATE

DATE	12 April 2001	No.	TN-SH7-312A/E
THEME	SH7615 limitation on use of Synchronous DRAM.		
CLASSIFICATION	<input type="checkbox"/> Spec change <input checked="" type="checkbox"/> Limitation on Use <input type="checkbox"/> Supplement of Documents		
PRODUCT NAME	HD6417615ARF	Lot No.etc.	ALL
REFERENCE DOCUMENTS	SH7615 Hardware manual	Effective Date	Permanent

There is a limitation on use of Synchronous DRAM(SDRAM) in SH7615, and their countermeasures are shown below.

**<Phenomenon>**

In SDRAM burst write mode and bank active mode, there is a case that SH7615 outputs wrong SDRAM write data in any case below.

- (1) Ethernet controller Direct Memory Access Controller(E-DMAC) transfers receive data to SDRAM as receive data buffer.
- (2) DMAC executes 16byte transfer to SDRAM.
- (3) Cache controller executes write-back to SDRAM.

**<Condition>**

When all following conditions are met, SH7615 drives wrong SDRAM write data on the first 4Byte of 16Byte.

- (1) Frequency mode except External clock(E $\emptyset$ ) freq. : Internal clock(I $\emptyset$ ) freq.=1:1
- (2) SDRAM burst write mode.
- (3) SDRAM bank active mode.
- (4) E-DMAC receives data transfer to SDRAM, or DMAC 16Byte transfer from an internal memory or peripheral module to SDRAM, or Cache controller write-back to SDRAM.

**<Countermeasures>**

This problem in SDRAM burst write mode is avoided by any of the following countermeasures.

- (1) Use frequency mode in External clock(E $\emptyset$ ) freq. : Internal clock(I $\emptyset$ ) freq.=1:1
- (2) Set to SDRAM auto pre-charge mode.