

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RZ*-A045A/E	Rev.	1.00
Title	RZ/T1 Group User's Manual: Hardware Restriction for Cortex-M3 Nested Vector Interrupt Controller when it is used with DMAC			Information Category	Technical Notification
Applicable Product	RZ/T1 Group (only in products incorporating an R-IN Engine)	Lot No.	Reference Document	RZ/T1 Group User's Manual: Hardware Rev1.30 R01UH0483EJ0130 Rev.1.30	
		All lots			

We have identified restriction, when Cortex-M3 Nested Vector Interrupt Controller (NVIC) No.97-101, 103-108 or 111-113 interrupt are used as DMA transfer completion interrupt.

The following describes restriction, workaround and correction.

1. Conditions

In case Cortex-M3 Nested Vector Interrupt Controller (NVIC) No.97-101, 103-108 or 111-113 interrupt are used as DMA transfer completion interrupt.

Table 1. CM3 interrupt vector table

Vector Number	Request source	Source		Detection type	DMAC	DMAC setting vector number
97	EtherCAT Slave	ETHCSI0	EtherCAT Sync0 interrupt	Level/Edge	Y	73
98		ETHCSI1	EtherCAT Sync1 interrupt	Level/Edge	Y	74
99		ETHCI	EtherCAT interrupt	Level/Edge	Y	75
100		ETHCSOFI	EtherCAT SOF interrupt	Edge	Y	76
101		ETHCEOIFI	EtherCAT EOF interrupt	Edge	Y	77
103	EtherMAC	ETHMMAI	Ether MII management access completion interrupt	Edge	Y	64
104		ETHPPIT	Ether pause packet transmission completed	Edge	Y	65
105		ETHIT	Ether transmission completed interrupt	Edge	Y	66
106	Switch with IEEE1588	ETHSWI	Ether SWITCH interrupt	Level/Edge	Y	45
107		ETHSWDLRI	Ether SWITCH DLR interrupt	Level/Edge	Y	46
108		ETHSWSOI	Ether SWITCH SYNCOUT interrupt	Edge	Y	47
111	EtherMAC	ETHDMAIR	Ether MACDMA reception completed	Level/Edge	Y	51
112		ETHDMAIT	Ether MACDMA transmission completed	Edge	Y	52
113		ETHRFI	Reception frame normal interrupt	Level/Edge	Y	53

2. Phenomenon

An interrupt is generated when DMA transfer starts.

DMA transfer completion interrupt is not generated.

3. Workaround

Interrupt in table 1. cannot be used as DMA transfer completion interrupt. To confirm DMA transfer completion, check END bit of CHSTAT_n register.

4. Correction

Table.1 Correction for User's Manual Hardware

Page	Chapter	Description																																																																																																																																																																																																																																																																		
383	12.5.2.1	[Current description] Table 12.6 CM3 Interrupt Vector Table (3/4)																																																																																																																																																																																																																																																																		
		<table border="1"> <thead> <tr> <th>Vector Number</th><th>Request Source</th><th>Source</th><th>Detection Type</th><th>DMAC</th><th>DMAC setting vector Number</th></tr> </thead> <tbody> <tr><td>80</td><td>RSPI Unit0</td><td>SPRI0 Reception buffer full</td><td>Edge</td><td>Y</td><td>80</td></tr> <tr><td>81</td><td></td><td>SPTI0 Transmission buffer empty</td><td>Edge</td><td>Y</td><td>81</td></tr> <tr><td>82</td><td></td><td>SPEI0 Mode fault error/overrun error/parity error</td><td>Level</td><td>N</td><td>82</td></tr> <tr><td>83</td><td></td><td>SPII0 RSPI idle</td><td>Level</td><td>N</td><td>83</td></tr> <tr><td>84</td><td>RSPI Unit1</td><td>SPRI1 Reception buffer full</td><td>Edge</td><td>Y</td><td>84</td></tr> <tr><td>85</td><td></td><td>SPTI1 Transmission buffer empty</td><td>Edge</td><td>Y</td><td>85</td></tr> <tr><td>86</td><td></td><td>SPEI1 Mode fault error/overrun error/parity error</td><td>Level</td><td>N</td><td>86</td></tr> <tr><td>87</td><td></td><td>SPII1 RSPI idle</td><td>Level</td><td>N</td><td>87</td></tr> <tr><td>88</td><td>RS-CAN</td><td>CANRFI CAN reception FIFO</td><td>Level</td><td>N</td><td>104</td></tr> <tr><td>89</td><td></td><td>CANFIRO CAN0 transmission and reception FIFO reception completed</td><td>Level</td><td>N</td><td>105</td></tr> <tr><td>90</td><td></td><td>CANTI0 CAN0 transmission</td><td>Level</td><td>N</td><td>106</td></tr> <tr><td>91</td><td></td><td>CANFIR1 CAN1 transmission and reception FIFO reception completed</td><td>Level</td><td>N</td><td>107</td></tr> <tr><td>92</td><td></td><td>CANTI1 CAN1 transmission</td><td>Level</td><td>N</td><td>108</td></tr> <tr><td>93</td><td></td><td>CANGE CAN global error</td><td>Level</td><td>N</td><td>262</td></tr> <tr><td>94</td><td></td><td>CANIE0 CAN0 error</td><td>Level</td><td>N</td><td>263</td></tr> <tr><td>95</td><td></td><td>CANIE1 CAN1 error</td><td>Level</td><td>N</td><td>264</td></tr> <tr><td>96</td><td>EtherCAT Slave (optional)</td><td>HWRRTOS HW-RTOS interrupt</td><td>Level</td><td>N</td><td>253</td></tr> <tr><td>97</td><td></td><td>ETHCSI0 EtherCAT Sync0 interrupt</td><td>Level/Edge^{±3}</td><td>Y</td><td>73</td></tr> <tr><td>98</td><td></td><td>ETHCSI1 EtherCAT Sync1 interrupt</td><td>Level/Edge^{±3}</td><td>Y</td><td>74</td></tr> <tr><td>99</td><td></td><td>ETHCI EtherCAT interrupt</td><td>Level/Edge^{±2}</td><td>Y</td><td>75</td></tr> <tr><td>100</td><td></td><td>ETHCSOFI EtherCAT SOF interrupt</td><td>Edge</td><td>Y</td><td>76</td></tr> <tr><td>101</td><td></td><td>ETHCEOBI EtherCAT EOF interrupt</td><td>Edge</td><td>Y</td><td>77</td></tr> <tr><td>102</td><td>Ether MAC</td><td>- Reserved</td><td>-</td><td>-</td><td>-</td></tr> <tr><td>103</td><td></td><td>ETHMMAI Ether MII management access completion</td><td>Edge</td><td>Y</td><td>64</td></tr> <tr><td>104</td><td></td><td>ETHPPIT Ether pause packet transmission completed</td><td>Edge</td><td>Y</td><td>65</td></tr> <tr><td>105</td><td></td><td>ETHIT Ether transmission completed interrupt</td><td>Edge</td><td>Y</td><td>66</td></tr> <tr><td>106</td><td>Switch with IEEE1588</td><td>ETHSWI Ether SWITCH interrupt</td><td>Level/Edge^{±2}</td><td>Y</td><td>45</td></tr> <tr><td>107</td><td></td><td>ETHSWDLRI Ether SWITCH DLR interrupt</td><td>Level/Edge^{±2}</td><td>Y</td><td>46</td></tr> <tr><td>108</td><td></td><td>ETHWSOI Ether SWITCH SYNCOUT interrupt</td><td>Edge</td><td>Y</td><td>47</td></tr> <tr><td>109</td><td>Ether MAC</td><td>ETHRFIV RX FIFO overflow</td><td>Edge</td><td>N</td><td>67</td></tr> <tr><td>110</td><td></td><td>ETHTFIU TX FIFO underflow</td><td>Edge</td><td>N</td><td>68</td></tr> <tr><td>111</td><td></td><td>ETHDMAIR Ether MACDMA reception completed</td><td>Level/Edge^{±2}</td><td>Y</td><td>51</td></tr> <tr><td>112</td><td></td><td>ETHDMAIT Ether MACDMA transmission completed</td><td>Edge</td><td>Y</td><td>52</td></tr> <tr><td>113</td><td></td><td>ETHRFI Reception frame normal interrupt</td><td>Level/Edge^{±2}</td><td>Y</td><td>53</td></tr> <tr><td>114</td><td></td><td>- Reserved</td><td>-</td><td>-</td><td>-</td></tr> <tr><td>115</td><td></td><td>ETHTFIE TX-FIFO error interrupt</td><td>Level</td><td>N</td><td>69</td></tr> <tr><td>116</td><td></td><td>ETHRFE Ether reception frame error</td><td>Level</td><td>N</td><td>70</td></tr> <tr><td>117</td><td></td><td>ETHDRIE MACDMA reception error interrupt</td><td>Edge</td><td>N</td><td>246</td></tr> <tr><td>118</td><td></td><td>ETHDTIE MACDMA transmission error interrupt</td><td>Edge</td><td>N</td><td>247</td></tr> <tr><td>119</td><td></td><td>- Reserved</td><td>-</td><td>-</td><td>-</td></tr> <tr><td>120</td><td>EtherCAT Slave (optional)</td><td>ETHCRSTI EtherCAT RESET interrupt</td><td>Edge</td><td>N</td><td>79</td></tr> <tr><td>121</td><td></td><td>ETHCWDI EtherCAT WDT interrupt</td><td>Edge</td><td>N</td><td>78</td></tr> </tbody> </table>	Vector Number	Request Source	Source	Detection Type	DMAC	DMAC setting vector Number	80	RSPI Unit0	SPRI0 Reception buffer full	Edge	Y	80	81		SPTI0 Transmission buffer empty	Edge	Y	81	82		SPEI0 Mode fault error/overrun error/parity error	Level	N	82	83		SPII0 RSPI idle	Level	N	83	84	RSPI Unit1	SPRI1 Reception buffer full	Edge	Y	84	85		SPTI1 Transmission buffer empty	Edge	Y	85	86		SPEI1 Mode fault error/overrun error/parity error	Level	N	86	87		SPII1 RSPI idle	Level	N	87	88	RS-CAN	CANRFI CAN reception FIFO	Level	N	104	89		CANFIRO CAN0 transmission and reception FIFO reception completed	Level	N	105	90		CANTI0 CAN0 transmission	Level	N	106	91		CANFIR1 CAN1 transmission and reception FIFO reception completed	Level	N	107	92		CANTI1 CAN1 transmission	Level	N	108	93		CANGE CAN global error	Level	N	262	94		CANIE0 CAN0 error	Level	N	263	95		CANIE1 CAN1 error	Level	N	264	96	EtherCAT Slave (optional)	HWRRTOS HW-RTOS interrupt	Level	N	253	97		ETHCSI0 EtherCAT Sync0 interrupt	Level/Edge ^{±3}	Y	73	98		ETHCSI1 EtherCAT Sync1 interrupt	Level/Edge ^{±3}	Y	74	99		ETHCI EtherCAT interrupt	Level/Edge ^{±2}	Y	75	100		ETHCSOFI EtherCAT SOF interrupt	Edge	Y	76	101		ETHCEOBI EtherCAT EOF interrupt	Edge	Y	77	102	Ether MAC	- Reserved	-	-	-	103		ETHMMAI Ether MII management access completion	Edge	Y	64	104		ETHPPIT Ether pause packet transmission completed	Edge	Y	65	105		ETHIT Ether transmission completed interrupt	Edge	Y	66	106	Switch with IEEE1588	ETHSWI Ether SWITCH interrupt	Level/Edge ^{±2}	Y	45	107		ETHSWDLRI Ether SWITCH DLR interrupt	Level/Edge ^{±2}	Y	46	108		ETHWSOI Ether SWITCH SYNCOUT interrupt	Edge	Y	47	109	Ether MAC	ETHRFIV RX FIFO overflow	Edge	N	67	110		ETHTFIU TX FIFO underflow	Edge	N	68	111		ETHDMAIR Ether MACDMA reception completed	Level/Edge ^{±2}	Y	51	112		ETHDMAIT Ether MACDMA transmission completed	Edge	Y	52	113		ETHRFI Reception frame normal interrupt	Level/Edge ^{±2}	Y	53	114		- Reserved	-	-	-	115		ETHTFIE TX-FIFO error interrupt	Level	N	69	116		ETHRFE Ether reception frame error	Level	N	70	117		ETHDRIE MACDMA reception error interrupt	Edge	N	246	118		ETHDTIE MACDMA transmission error interrupt	Edge	N	247	119		- Reserved	-	-	-	120	EtherCAT Slave (optional)	ETHCRSTI EtherCAT RESET interrupt	Edge	N	79	121		ETHCWDI EtherCAT WDT interrupt	Edge	N	78
Vector Number	Request Source	Source	Detection Type	DMAC	DMAC setting vector Number																																																																																																																																																																																																																																																															
80	RSPI Unit0	SPRI0 Reception buffer full	Edge	Y	80																																																																																																																																																																																																																																																															
81		SPTI0 Transmission buffer empty	Edge	Y	81																																																																																																																																																																																																																																																															
82		SPEI0 Mode fault error/overrun error/parity error	Level	N	82																																																																																																																																																																																																																																																															
83		SPII0 RSPI idle	Level	N	83																																																																																																																																																																																																																																																															
84	RSPI Unit1	SPRI1 Reception buffer full	Edge	Y	84																																																																																																																																																																																																																																																															
85		SPTI1 Transmission buffer empty	Edge	Y	85																																																																																																																																																																																																																																																															
86		SPEI1 Mode fault error/overrun error/parity error	Level	N	86																																																																																																																																																																																																																																																															
87		SPII1 RSPI idle	Level	N	87																																																																																																																																																																																																																																																															
88	RS-CAN	CANRFI CAN reception FIFO	Level	N	104																																																																																																																																																																																																																																																															
89		CANFIRO CAN0 transmission and reception FIFO reception completed	Level	N	105																																																																																																																																																																																																																																																															
90		CANTI0 CAN0 transmission	Level	N	106																																																																																																																																																																																																																																																															
91		CANFIR1 CAN1 transmission and reception FIFO reception completed	Level	N	107																																																																																																																																																																																																																																																															
92		CANTI1 CAN1 transmission	Level	N	108																																																																																																																																																																																																																																																															
93		CANGE CAN global error	Level	N	262																																																																																																																																																																																																																																																															
94		CANIE0 CAN0 error	Level	N	263																																																																																																																																																																																																																																																															
95		CANIE1 CAN1 error	Level	N	264																																																																																																																																																																																																																																																															
96	EtherCAT Slave (optional)	HWRRTOS HW-RTOS interrupt	Level	N	253																																																																																																																																																																																																																																																															
97		ETHCSI0 EtherCAT Sync0 interrupt	Level/Edge ^{±3}	Y	73																																																																																																																																																																																																																																																															
98		ETHCSI1 EtherCAT Sync1 interrupt	Level/Edge ^{±3}	Y	74																																																																																																																																																																																																																																																															
99		ETHCI EtherCAT interrupt	Level/Edge ^{±2}	Y	75																																																																																																																																																																																																																																																															
100		ETHCSOFI EtherCAT SOF interrupt	Edge	Y	76																																																																																																																																																																																																																																																															
101		ETHCEOBI EtherCAT EOF interrupt	Edge	Y	77																																																																																																																																																																																																																																																															
102	Ether MAC	- Reserved	-	-	-																																																																																																																																																																																																																																																															
103		ETHMMAI Ether MII management access completion	Edge	Y	64																																																																																																																																																																																																																																																															
104		ETHPPIT Ether pause packet transmission completed	Edge	Y	65																																																																																																																																																																																																																																																															
105		ETHIT Ether transmission completed interrupt	Edge	Y	66																																																																																																																																																																																																																																																															
106	Switch with IEEE1588	ETHSWI Ether SWITCH interrupt	Level/Edge ^{±2}	Y	45																																																																																																																																																																																																																																																															
107		ETHSWDLRI Ether SWITCH DLR interrupt	Level/Edge ^{±2}	Y	46																																																																																																																																																																																																																																																															
108		ETHWSOI Ether SWITCH SYNCOUT interrupt	Edge	Y	47																																																																																																																																																																																																																																																															
109	Ether MAC	ETHRFIV RX FIFO overflow	Edge	N	67																																																																																																																																																																																																																																																															
110		ETHTFIU TX FIFO underflow	Edge	N	68																																																																																																																																																																																																																																																															
111		ETHDMAIR Ether MACDMA reception completed	Level/Edge ^{±2}	Y	51																																																																																																																																																																																																																																																															
112		ETHDMAIT Ether MACDMA transmission completed	Edge	Y	52																																																																																																																																																																																																																																																															
113		ETHRFI Reception frame normal interrupt	Level/Edge ^{±2}	Y	53																																																																																																																																																																																																																																																															
114		- Reserved	-	-	-																																																																																																																																																																																																																																																															
115		ETHTFIE TX-FIFO error interrupt	Level	N	69																																																																																																																																																																																																																																																															
116		ETHRFE Ether reception frame error	Level	N	70																																																																																																																																																																																																																																																															
117		ETHDRIE MACDMA reception error interrupt	Edge	N	246																																																																																																																																																																																																																																																															
118		ETHDTIE MACDMA transmission error interrupt	Edge	N	247																																																																																																																																																																																																																																																															
119		- Reserved	-	-	-																																																																																																																																																																																																																																																															
120	EtherCAT Slave (optional)	ETHCRSTI EtherCAT RESET interrupt	Edge	N	79																																																																																																																																																																																																																																																															
121		ETHCWDI EtherCAT WDT interrupt	Edge	N	78																																																																																																																																																																																																																																																															
Page	Chapter	Description																																																																																																																																																																																																																																																																		

		[Correct description]				
		Table 12.6 CM3 Interrupt Vector Table (3/4)				
Vector Number	Request Source	Source		Detection Type	DMAC	DMAC setting vector Number
80	RSPI Unit0	SPRI0	Reception buffer full	Edge	Y	80
81		SPTI0	Transmission buffer empty	Edge	Y	81
82		SPEI0	Mode fault error/overrun error/parity error	Level	N	82
83		SPII0	RSPI idle	Level	N	83
84	RSPI Unit1	SPRI1	Reception buffer full	Edge	Y	84
85		SPTI1	Transmission buffer empty	Edge	Y	85
86		SPEI1	Mode fault error/overrun error/parity error	Level	N	86
87		SPII1	RSPI idle	Level	N	87
88	RS-CAN	CANRFI	CAN reception FIFO	Level	N	104
89		CANFIR0	CAN0 transmission and reception FIFO reception completed	Level	N	105
90		CANTI0	CAN0 transmission	Level	N	106
91		CANFIR1	CAN1 transmission and reception FIFO reception completed	Level	N	107
92		CANTI1	CAN1 transmission	Level	N	108
93		CANGE	CAN global error	Level	N	262
94		CANIE0	CAN0 error	Level	N	263
95		CANIE1	CAN1 error	Level	N	264
96	EtherCAT Slave (optional)	HWRRTOS	HW-RTOS interrupt	Level	N	253
97		ETHCSI0	EtherCAT Sync0 interrupt	Level/Edge ^{*3}	Y ^{*4}	73
98		ETHCSI1	EtherCAT Sync1 interrupt	Level/Edge ^{*3}	Y ^{*4}	74
99		ETHCI	EtherCAT interrupt	Level/Edge ^{*2}	Y ^{*4}	75
100		ETHCSOFI	EtherCAT SOF interrupt	Edge	Y ^{*4}	76
101		ETHCEOIFI	EtherCAT EOF interrupt	Edge	Y ^{*4}	77
102	Ether MAC	-	Reserved	-	-	-
103		ETHMMAI	Ether MII management access completion interrupt	Edge	Y ^{*4}	64
104		ETHPPIT	Ether pause packet transmission completed	Edge	Y ^{*4}	65
105		ETHIT	Ether transmission completed interrupt	Edge	Y ^{*4}	66
106	Switch with IEEE1588	ETHSWI	Ether SWITCH interrupt	Level/Edge ^{*2}	Y ^{*4}	45
107		ETHSWDLRI	Ether SWITCH DLR interrupt	Level/Edge ^{*2}	Y ^{*4}	46
108		ETHSWSOI	Ether SWITCH SYNCOUT interrupt	Edge	Y ^{*4}	47
109	Ether MAC	ETHRFIV	RX FIFO overflow	Edge	N	67
110		ETHTFIU	TX FIFO underflow	Edge	N	68
111		ETHDMAIR	Ether MACDMA reception completed	Level/Edge ^{*2}	Y ^{*4}	51
112		ETHDMAIT	Ether MACDMA transmission completed	Edge	Y ^{*4}	52
113		ETHRFI	Reception frame normal interrupt	Level/Edge ^{*2}	Y ^{*4}	53
114		-	Reserved	-	-	-
115		ETHTFIE	TX-FIFO error interrupt	Level	N	69
116		ETHRFE	Ether reception frame error	Level	N	70
117		ETHDRIE	MACDMA reception error interrupt	Edge	N	246
118		ETHDTIE	MACDMA transmission error interrupt	Edge	N	247
119	EtherCAT slave (optional)	-	Reserved	-	-	-
120		ETHCRSTI	EtherCAT RESET interrupt	Edge	N	79
121		ETHCWDI	EtherCAT WDT interrupt	Edge	N	78

[Current description] Table 12.6 CM3 Interrupt Vector Table (4/4)						
Vector Number	Request Source	Source		Detection Type	DMAC	DMAC setting vector Number
122	Ether MAC	ETHLPIST	LPI start notification interrupt from the MII	Edge	N	71
123		ETHLPIEND	LPI end notification interrupt from the MII	Edge	N	72
124	RAM	ETHRSE1	1-bit ECC error interrupt from the on-chip extended SRAM *1	Edge	N	-
125		ETHRSE2	1-bit ECC error interrupt from the on-chip extended SRAM *1	Edge	N	-
126	System	ETHCTO0	CTI trigger output signal 0	Edge	N	-
127		ETHCTO1	CTI trigger output signal 1	Edge	N	-

Note: Do not select the interrupt request destinations that do not have Y for the request destination.

Note 1. Only in products with extended on-chip SRAM.

Note 2. Select level detection when using this source to generate interrupts for the CPU and edge detection when using it as a trigger for DMA activation.

Note 3. Select the level or edge detection when using this source to generate interrupts for the CPU, and edge detection when using it as a trigger for DMA activation.

[Correct description]

Table 12.6 CM3 Interrupt Vector Table (4/4)

Vector Number	Request Source	Source		Detection Type	DMAC	DMAC setting vector Number
122	Ether MAC	ETHLPIST	LPI start notification interrupt from the MII	Edge	N	71
123		ETHLPIEND	LPI end notification interrupt from the MII	Edge	N	72
124	RAM	ETHRSE1	1-bit ECC error interrupt from the on-chip extended SRAM *1	Edge	N	-
125		ETHRSE2	1-bit ECC error interrupt from the on-chip extended SRAM *1	Edge	N	-
126	System	ETHCTO0	CTI trigger output signal 0	Edge	N	-
127		ETHCTO1	CTI trigger output signal 1	Edge	N	-

Note: Do not select the interrupt request destinations that do not have Y for the request destination.

Note 1. Only in products with extended on-chip SRAM.

Note 2. Select level detection when using this source to generate interrupts for the CPU and edge detection when using it as a trigger for DMA activation.

Note 3. Select the level or edge detection when using this source to generate interrupts for the CPU, and edge detection when using it as a trigger for DMA activation.

Note 4. DMA transfer completion interrupt is not generated and an interrupt is generated at the same time as DMA request. Check CHSTAT_n.END register for DMA transfer completion.