

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0246C/E	Rev.	3.00
Title	RH850/C1M-A1, RH850/C1M-A2 User's Manual Hardware Rev.1.20 Errata		Information Category	Technical Notification		
Applicable Product	RH850/C1M-A1 RH850/C1M-A2	Lot No.	Reference Document	Refer to the below		
		-				

1. Explanation

This document is errata of RH850/C1M-A1, RH850/C1M-A2 User's Manual Hardware Rev.1.20.

No.1 to No.15 have already been notified on the previous edition of TN-RH8-B0246A/E.




No.16 to No.53 have already been notified on the previous edition of TN-RH8-B0246B/E.

No.54 to No.71 are additional items.

【Reference Documents】

Series	Series	Series	Rev.	Document No
RH850	C1M-A1, C1M-A2	RH850/C1M-A1, RH850/C1M-A2 User's Manual: Hardware	1.20	R01UH0607EJ0120

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																																
6	2895	Appendix A Package Dimensions	QFP176 (standard)	<p>QFP176 (standard)</p>	<p>QFP176 (standard)</p>	Description Change	TN-RH8-B163A/E	-																																																																																																																																																
7	2710	Functional Safety	Table 29.103 ERRSLVxxADDR Register Contents	<p>Table 29.103 ERRSLVxxADDR Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 0</td> <td>ADDR[31:0]</td> <td>Address at which an error has occurred.</td> </tr> <tr> <td></td> <td></td> <td>ADDR[1:0] are fixed to 0.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	31 to 0	ADDR[31:0]	Address at which an error has occurred.			ADDR[1:0] are fixed to 0.	<p>Table 29.103 ERRSLVxxADDR Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 0</td> <td>ADDR[31:0]</td> <td>Address at which an error has occurred.</td> </tr> <tr> <td></td> <td></td> <td>ADDR[1:0] are undefined.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	31 to 0	ADDR[31:0]	Address at which an error has occurred.			ADDR[1:0] are undefined.	Description Change	TN-RH8-B0193A/E	-																																																																																																																														
Bit Position	Bit Name	Function																																																																																																																																																						
31 to 0	ADDR[31:0]	Address at which an error has occurred.																																																																																																																																																						
		ADDR[1:0] are fixed to 0.																																																																																																																																																						
Bit Position	Bit Name	Function																																																																																																																																																						
31 to 0	ADDR[31:0]	Address at which an error has occurred.																																																																																																																																																						
		ADDR[1:0] are undefined.																																																																																																																																																						
8	2670	Functional Safety	29.3 Lockstep	none	<p>29.3.3 Usage Notes</p> <p>Reading a register with a value that is undefined after a reset without initializing the register may lead to a lock step compare error. Accordingly, such registers must be initialized with the desired settings.</p> <p>Even if the branch instruction and the subsequent instruction is issued in parallel, the lock step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction.</p> <ul style="list-style-type: none"> Insert the SYNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler language. When C language is used, it could be optimized.) <p>Applicable branch instructions: Bcond except BR, JARL, JMP</p>	Description Change	TN-RH8-B0183C/E	-																																																																																																																																																
9	247	Operating Mode	Table 5.1 Selection of Operating Mode	<p>Table 5.1 Selection of Operating Mode</p> <table border="1"> <thead> <tr> <th colspan="3">Value Set in the Pin</th> <th colspan="2">Value Set in the Option Byte Register 0</th> <th>Operating Mode</th> <th>Startup Area</th> <th>Type of IP¹</th> <th>Remark</th> </tr> <tr> <th>MD1</th> <th>MD0</th> <th>FLMODE</th> <th>STMSEL1</th> <th>STMSELO</th> <th></th> <th></th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>User boot mode</td> <td>User area</td> <td>The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.</td> <td>On-chip debug is available.</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>User boot mode</td> <td>User boot area</td> <td></td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (2-line UART)</td> <td>Serial programming is available.</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>Boundary scan mode</td> <td>—</td> <td>JTAG</td> <td>Boundary scan is available.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (2-line UART)</td> <td>Serial programming is available.</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>X</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (3-line clock synchronous connection)</td> <td>Serial programming is available.</td> </tr> </tbody> </table> <p>Note: X = Don't care Note 1. See Section 2.4.3, Pin State for the functions and states of pins when each interface is selected.</p>	Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IP ¹	Remark	MD1	MD0	FLMODE	STMSEL1	STMSELO					0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	0	0	0	1	User boot mode	User boot area			0	0	0	1	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	X	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	X	X	Serial programming mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.	<p>Table 5.1 Selection of Operating Mode</p> <table border="1"> <thead> <tr> <th colspan="3">Value Set in the Pin</th> <th colspan="2">Value Set in the Option Byte Register 0</th> <th>Operating Mode</th> <th>Startup Area</th> <th>Type of IP¹</th> <th>Remark</th> </tr> <tr> <th>MD1¹⁾</th> <th>MD0</th> <th>FLMODE</th> <th>STMSEL1</th> <th>STMSELO</th> <th></th> <th></th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>User boot mode</td> <td>User area</td> <td>The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.</td> <td>On-chip debug is available.</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>User boot mode</td> <td>User boot area</td> <td></td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (2-line UART)</td> <td>Serial programming is available.</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>Boundary scan mode</td> <td>—</td> <td>JTAG</td> <td>Boundary scan is available.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (2-line UART)</td> <td>Serial programming is available.</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>X</td> <td>X</td> <td>Serial programming mode</td> <td>Boot area</td> <td>Writer I/F (3-line clock synchronous connection)</td> <td>Serial programming is available.</td> </tr> </tbody> </table> <p>Note: X = Don't care Note 1. See Section 2.4.3, Pin State for the functions and states of pins when each interface is selected. Note 2. Always input low level to MD1.</p>	Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IP ¹	Remark	MD1 ¹⁾	MD0	FLMODE	STMSEL1	STMSELO					0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	0	0	0	1	User boot mode	User boot area			0	0	0	1	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	X	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	X	X	Serial programming mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.	Additional Description	-	-
Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IP ¹	Remark																																																																																																																																																
MD1	MD0	FLMODE	STMSEL1	STMSELO																																																																																																																																																				
0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																																																
0	0	0	0	1	User boot mode	User boot area																																																																																																																																																		
0	0	0	1	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																																
0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																																																
0	1	0	X	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																																
0	1	1	X	X	Serial programming mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.																																																																																																																																																
Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IP ¹	Remark																																																																																																																																																
MD1 ¹⁾	MD0	FLMODE	STMSEL1	STMSELO																																																																																																																																																				
0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																																																
0	0	0	0	1	User boot mode	User boot area																																																																																																																																																		
0	0	0	1	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																																
0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																																																
0	1	0	X	X	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																																
0	1	1	X	X	Serial programming mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.																																																																																																																																																
10	2795	On-Chip Debugging Unit (OCD)	Table 34.2 I/O Pins of AUDR	<p>Table 34.2 I/O Pins of AUDR</p> <table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>AUDRST</td> <td>Input</td> <td>AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.</td> </tr> </tbody> </table>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.	<p>Table 34.2 I/O Pins of AUDR</p> <table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>AUDRST</td> <td>Input</td> <td>AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.</td> </tr> </tbody> </table>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.	Description Change	TN-RH8-B0228A/E	-																																																																																																																																				
Pin Name	I/O	Description																																																																																																																																																						
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.																																																																																																																																																						
Pin Name	I/O	Description																																																																																																																																																						
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.																																																																																																																																																						

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
11	2807	On-Chip Debugging Unit (OCD)	34.4.4.3 Usage Notes on the AUDR Function	<p>34.4.4.3 Usage Notes on the AUDR Function</p> <ul style="list-style-type: none"> Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDA pin and the Ready flag has been returned. When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection. 	<p>34.4.4.3 Usage Notes on the AUDR Function</p> <ul style="list-style-type: none"> Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDA pin and the Ready flag has been returned. When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection. Do not reset AUDR with $\overline{\text{AUDRST}} = \text{L}$, while transferring data with AUDR ($\overline{\text{AUDSYNC}} = \text{L}$). The data transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters. AUDR can not transfer data when being in external or internal reset state. Do not assert $\overline{\text{AUDSYNC}}$ pin for a minimum of 2 AUDCK cycles after AUDR reset release with $\overline{\text{AUDRST}} = \text{H}$. The timing from power on to data transfer is shown in Figure 34.xx.  <p>Figure 34.xx Timings from power on to data transfer</p>	Description Change	TN-RH8-B0228A/E	-
12	2808	On-Chip Debugging Unit (OCD)	34.5 Cautions on Using On-Chip Debugger	none	(6) Handling of /DCUTRSTpin at power on Set the /DCUTRSTpin to the low level at power on, regardless of whether on-chip debugging is used.	Additional Description	-	-
13	2867	Electrical Characteristics	Figure 39.5 Control Signal Timing	 <p>Figure 39.5 Control Signal Timing</p>	 <p>Figure 39.5 Control Signal Timing</p>	Writing Error	-	-

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																								
14	2884	Electrical Characteristics	Table 39.30 AUD RAM Monitor Timing	<p>Table 39.30 AUD RAM Monitor Timing Conditions: Tj = -40°C to 150°C, CL = 30 pF</p> <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>AUDCK cycle time (monitor mode)</td> <td>tAUCKMyc</td> <td>50</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK high-level width (monitor mode)</td> <td>tAUCKMH</td> <td>0.4 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK low-level width (monitor mode)</td> <td>tAUCKML</td> <td>0.4 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST setup time (monitor mode, vs. AUDCK1)</td> <td>tAURSTMS</td> <td>30</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST input pulse width (monitor mode)</td> <td>tAURSTMW</td> <td>5 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data output delay time (to AUDCK 1)</td> <td>tAUDTMD</td> <td>—</td> <td>35</td> <td>ns</td> </tr> <tr> <td>Monitor data input setup time (to AUDCK 1)</td> <td>tAUDTMS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data input hold time (from AUDCK 1)</td> <td>tAUDTMH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input setup time (vs. AUDCK 1)</td> <td>tAUDSYS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input hold time (vs. AUDCK 1)</td> <td>tAUDSYH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMyc	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMyc	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMyc	—	ns	AUDRST setup time (monitor mode, vs. AUDCK1)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMyc	—	ns	Monitor data output delay time (to AUDCK 1)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK 1)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK 1)	tAUDTMH	5	—	ns	AUDSYNC input setup time (vs. AUDCK 1)	tAUDSYS	15	—	ns	AUDSYNC input hold time (vs. AUDCK 1)	tAUDSYH	5	—	ns	<p>Table 39.30 AUD RAM Monitor Timing Conditions: Tj = -40°C to 150°C, CL = 30 pF</p> <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>AUDCK cycle time (monitor mode)</td> <td>tAUCKMyc</td> <td>50</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK high-level width (monitor mode)</td> <td>tAUCKMH</td> <td>0.4 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK low-level width (monitor mode)</td> <td>tAUCKML</td> <td>0.4 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST setup time (monitor mode, vs. AUDCK1)</td> <td>tAURSTMS</td> <td>30</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST input pulse width (monitor mode)</td> <td>tAURSTMW</td> <td>5 × tAUCKMyc</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data output delay time (to AUDCK 1)</td> <td>tAUDTMD</td> <td>—</td> <td>35</td> <td>ns</td> </tr> <tr> <td>Monitor data input setup time (to AUDCK 1)</td> <td>tAUDTMS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data input hold time (from AUDCK 1)</td> <td>tAUDTMH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input setup time (vs. AUDCK 1)</td> <td>tAUDSYS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input hold time (vs. AUDCK 1)</td> <td>tAUDSYH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDISR setup time</td> <td>tAUDMDS</td> <td>1</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDISR hold time</td> <td>tAUDMDH</td> <td>1</td> <td>—</td> <td>ns</td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMyc	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMyc	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMyc	—	ns	AUDRST setup time (monitor mode, vs. AUDCK1)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMyc	—	ns	Monitor data output delay time (to AUDCK 1)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK 1)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK 1)	tAUDTMH	5	—	ns	AUDSYNC input setup time (vs. AUDCK 1)	tAUDSYS	15	—	ns	AUDSYNC input hold time (vs. AUDCK 1)	tAUDSYH	5	—	ns	AUDISR setup time	tAUDMDS	1	—	ns	AUDISR hold time	tAUDMDH	1	—	ns	Additional Description	-	-
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMyc	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMyc	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMyc	—	ns																																																																																																																												
AUDRST setup time (monitor mode, vs. AUDCK1)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMyc	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK 1)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK 1)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK 1)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (vs. AUDCK 1)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (vs. AUDCK 1)	tAUDSYH	5	—	ns																																																																																																																												
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMyc	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMyc	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMyc	—	ns																																																																																																																												
AUDRST setup time (monitor mode, vs. AUDCK1)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMyc	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK 1)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK 1)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK 1)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (vs. AUDCK 1)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (vs. AUDCK 1)	tAUDSYH	5	—	ns																																																																																																																												
AUDISR setup time	tAUDMDS	1	—	ns																																																																																																																												
AUDISR hold time	tAUDMDH	1	—	ns																																																																																																																												
15	2884	Electrical Characteristics	39.3.12 AUD RAM Monitor	none	<p>Figure 39.xx Timing to reflect settings on AUDISR</p>	Additional Description	-	-																																																																																																																								
16	63	Overview	Table 1.1 Overview of Products (2/2)	<table border="1"> <thead> <tr> <th>Motor control</th> <th>R/D converter (RDC3A)</th> <th>2 units</th> <th>1 unit</th> </tr> </thead> <tbody> <tr> <td>Enhanced motor control unit (EMU3): Number of units</td> <td>1 unit (2 channels)</td> <td>1 unit (2 channels)</td> <td>1 unit (2 channels)</td> </tr> <tr> <td>Enhanced motor control unit (EMU3): SubCPU frequency</td> <td>320 MHz</td> <td>240 MHz</td> <td>240 MHz</td> </tr> </tbody> </table>	Motor control	R/D converter (RDC3A)	2 units	1 unit	Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)	1 unit (2 channels)	Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	240 MHz	<table border="1"> <thead> <tr> <th>Motor control</th> <th>R/D converter (RDC3A)</th> <th>2 units</th> <th>1 unit</th> </tr> </thead> <tbody> <tr> <td>Enhanced motor control unit (EMU3): Number of units</td> <td>1 unit (2 channels)</td> <td>1 unit (2 channels)</td> <td>1 unit (1 channel)</td> </tr> <tr> <td>Enhanced motor control unit (EMU3): SubCPU frequency</td> <td>320 MHz</td> <td>240 MHz</td> <td>240 MHz</td> </tr> </tbody> </table>	Motor control	R/D converter (RDC3A)	2 units	1 unit	Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)	1 unit (1 channel)	Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	240 MHz	Writing Error	-	-																																																																																																
Motor control	R/D converter (RDC3A)	2 units	1 unit																																																																																																																													
Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)	1 unit (2 channels)																																																																																																																													
Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	240 MHz																																																																																																																													
Motor control	R/D converter (RDC3A)	2 units	1 unit																																																																																																																													
Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)	1 unit (1 channel)																																																																																																																													
Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	240 MHz																																																																																																																													
17	157	Pins	Table 2.64 Example Handling of Unused Pins (2/2)	<table border="1"> <thead> <tr> <th>Category</th> <th>Pins</th> <th>IO</th> <th>Example handling of unused pins</th> <th>Internal pull-up/pull-down resistor</th> </tr> </thead> <tbody> <tr> <td rowspan="5">Debug system (NEXUS/LPD)</td> <td>DCUTDI</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTDO</td> <td>O</td> <td>• Leave the pin open. (Serial programming mode is disabled.)</td> <td>None</td> </tr> <tr> <td>DCUTCK</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTMS</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor.</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTRST</td> <td>I</td> <td>Separately connect the pin with VSS via a resistor.</td> <td>An internal pull-down resistor is included.</td> </tr> <tr> <td></td> <td>DCURDY</td> <td>O</td> <td>Leave the pin open.</td> <td>None</td> </tr> </tbody> </table>	Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor	Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.	DCUTRST	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.		DCURDY	O	Leave the pin open.	None	<table border="1"> <thead> <tr> <th>Category</th> <th>Pins</th> <th>IO</th> <th>Example handling of unused pins</th> <th>Internal pull-up/pull-down resistor</th> </tr> </thead> <tbody> <tr> <td rowspan="5">Debug system (NEXUS/LPD)</td> <td>DCUTDI</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTDO</td> <td>O</td> <td>• Leave the pin open. (Serial programming mode is disabled.)</td> <td>None</td> </tr> <tr> <td>DCUTCK</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTMS</td> <td>I</td> <td>• Leave the pin open. • Separately connect the pin with VCC via a resistor.</td> <td>An internal pull-up resistor is included.</td> </tr> <tr> <td>DCUTRST</td> <td>I</td> <td>Separately connect the pin with VSS via a resistor.</td> <td>An internal pull-down resistor is included.</td> </tr> <tr> <td></td> <td>DCURDY</td> <td>O</td> <td>Leave the pin open.</td> <td>None</td> </tr> </tbody> </table>	Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor	Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.	DCUTRST	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.		DCURDY	O	Leave the pin open.	None	Writing Error	-	-																																																										
Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor																																																																																																																												
Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None																																																																																																																												
	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.																																																																																																																												
	DCUTRST	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.																																																																																																																												
	DCURDY	O	Leave the pin open.	None																																																																																																																												
Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor																																																																																																																												
Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None																																																																																																																												
	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.																																																																																																																												
	DCUTRST	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.																																																																																																																												
	DCURDY	O	Leave the pin open.	None																																																																																																																												
18	160	CPU System	Table 3.1 Peripheral Group Configuration (1/4)	<p>Table 3.1 Peripheral Group Configuration (114)</p> <table border="1"> <thead> <tr> <th>Peripheral Group</th> <th>Module Name^{a)}</th> </tr> </thead> <tbody> <tr> <td rowspan="10">CPU</td> <td>INTC1</td> </tr> <tr> <td>IPRSS</td> </tr> <tr> <td>IPG</td> </tr> <tr> <td>MEV</td> </tr> <tr> <td>PEG</td> </tr> <tr> <td>SEG</td> </tr> <tr> <td>TESTICOMP</td> </tr> <tr> <td>AUDR</td> </tr> <tr> <td>APDR[INTC2]</td> </tr> <tr> <td>APDR[PDMA]</td> </tr> <tr> <td rowspan="10">CPU (DEBUG)</td> <td>DMASS</td> </tr> <tr> <td>ECCCPU1</td> </tr> <tr> <td>ECCCPU2</td> </tr> <tr> <td>ECCCEP</td> </tr> <tr> <td>ECCCEPC</td> </tr> <tr> <td>ECCFLU</td> </tr> <tr> <td>ECCGRAM</td> </tr> <tr> <td>ECCIC1</td> </tr> <tr> <td>ECCIC2</td> </tr> <tr> <td>FAC(CUFAREA^{b)})</td> </tr> <tr> <td rowspan="10">DataFlash</td> <td>FLASH[FRDCYCLD]</td> </tr> <tr> <td>INTC2</td> </tr> <tr> <td>M3DGR</td> </tr> <tr> <td>MSG (CPU1, CPU2)</td> </tr> <tr> <td>PBQ(PBG0, PBG1)</td> </tr> <tr> <td>ICUSE</td> </tr> <tr> <td>DataFlash</td> </tr> <tr> <td>CPUBOOTCTRL</td> </tr> </tbody> </table>	Peripheral Group	Module Name ^{a)}	CPU	INTC1	IPRSS	IPG	MEV	PEG	SEG	TESTICOMP	AUDR	APDR[INTC2]	APDR[PDMA]	CPU (DEBUG)	DMASS	ECCCPU1	ECCCPU2	ECCCEP	ECCCEPC	ECCFLU	ECCGRAM	ECCIC1	ECCIC2	FAC(CUFAREA ^{b)})	DataFlash	FLASH[FRDCYCLD]	INTC2	M3DGR	MSG (CPU1, CPU2)	PBQ(PBG0, PBG1)	ICUSE	DataFlash	CPUBOOTCTRL	<p>Table 3.1 Peripheral Group Configuration (114)</p> <table border="1"> <thead> <tr> <th>Peripheral Group</th> <th>Module Name^{a)}</th> </tr> </thead> <tbody> <tr> <td rowspan="10">CPU</td> <td>INTC1</td> </tr> <tr> <td>IPRSS</td> </tr> <tr> <td>IPG</td> </tr> <tr> <td>MEV</td> </tr> <tr> <td>PEG</td> </tr> <tr> <td>SEG</td> </tr> <tr> <td>TESTICOMP</td> </tr> <tr> <td>AUDR</td> </tr> <tr> <td>APDR[INTC2]</td> </tr> <tr> <td>APDR[PDMA]</td> </tr> <tr> <td rowspan="10">CPU (DEBUG)</td> <td>DMASS</td> </tr> <tr> <td>ECCCPU1</td> </tr> <tr> <td>ECCCPU2</td> </tr> <tr> <td>ECCCEP</td> </tr> <tr> <td>ECCCEPC</td> </tr> <tr> <td>ECCFLU</td> </tr> <tr> <td>ECCGRAM</td> </tr> <tr> <td>ECCIC1</td> </tr> <tr> <td>ECCIC2</td> </tr> <tr> <td>FAC(CUFAREA^{b)})</td> </tr> <tr> <td rowspan="10">CPU (DEBUG)</td> <td>FLASH[FRDCYCLD]</td> </tr> <tr> <td>INTC2</td> </tr> <tr> <td>M3DGR</td> </tr> <tr> <td>MSG (CPU1, CPU2)</td> </tr> <tr> <td>PBQ(PBG0, PBG1)</td> </tr> <tr> <td>ICUSE</td> </tr> <tr> <td>DataFlash</td> </tr> <tr> <td>CPUBOOTCTRL</td> </tr> </tbody> </table>	Peripheral Group	Module Name ^{a)}	CPU	INTC1	IPRSS	IPG	MEV	PEG	SEG	TESTICOMP	AUDR	APDR[INTC2]	APDR[PDMA]	CPU (DEBUG)	DMASS	ECCCPU1	ECCCPU2	ECCCEP	ECCCEPC	ECCFLU	ECCGRAM	ECCIC1	ECCIC2	FAC(CUFAREA ^{b)})	CPU (DEBUG)	FLASH[FRDCYCLD]	INTC2	M3DGR	MSG (CPU1, CPU2)	PBQ(PBG0, PBG1)	ICUSE	DataFlash	CPUBOOTCTRL	Writing Error	-	-																																																						
Peripheral Group	Module Name ^{a)}																																																																																																																															
CPU	INTC1																																																																																																																															
	IPRSS																																																																																																																															
	IPG																																																																																																																															
	MEV																																																																																																																															
	PEG																																																																																																																															
	SEG																																																																																																																															
	TESTICOMP																																																																																																																															
	AUDR																																																																																																																															
	APDR[INTC2]																																																																																																																															
	APDR[PDMA]																																																																																																																															
CPU (DEBUG)	DMASS																																																																																																																															
	ECCCPU1																																																																																																																															
	ECCCPU2																																																																																																																															
	ECCCEP																																																																																																																															
	ECCCEPC																																																																																																																															
	ECCFLU																																																																																																																															
	ECCGRAM																																																																																																																															
	ECCIC1																																																																																																																															
	ECCIC2																																																																																																																															
	FAC(CUFAREA ^{b)})																																																																																																																															
DataFlash	FLASH[FRDCYCLD]																																																																																																																															
	INTC2																																																																																																																															
	M3DGR																																																																																																																															
	MSG (CPU1, CPU2)																																																																																																																															
	PBQ(PBG0, PBG1)																																																																																																																															
	ICUSE																																																																																																																															
	DataFlash																																																																																																																															
	CPUBOOTCTRL																																																																																																																															
	Peripheral Group	Module Name ^{a)}																																																																																																																														
	CPU	INTC1																																																																																																																														
IPRSS																																																																																																																																
IPG																																																																																																																																
MEV																																																																																																																																
PEG																																																																																																																																
SEG																																																																																																																																
TESTICOMP																																																																																																																																
AUDR																																																																																																																																
APDR[INTC2]																																																																																																																																
APDR[PDMA]																																																																																																																																
CPU (DEBUG)	DMASS																																																																																																																															
	ECCCPU1																																																																																																																															
	ECCCPU2																																																																																																																															
	ECCCEP																																																																																																																															
	ECCCEPC																																																																																																																															
	ECCFLU																																																																																																																															
	ECCGRAM																																																																																																																															
	ECCIC1																																																																																																																															
	ECCIC2																																																																																																																															
	FAC(CUFAREA ^{b)})																																																																																																																															
CPU (DEBUG)	FLASH[FRDCYCLD]																																																																																																																															
	INTC2																																																																																																																															
	M3DGR																																																																																																																															
	MSG (CPU1, CPU2)																																																																																																																															
	PBQ(PBG0, PBG1)																																																																																																																															
	ICUSE																																																																																																																															
	DataFlash																																																																																																																															
	CPUBOOTCTRL																																																																																																																															

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																																																																																																																																																																																																
19	213	CPU	Table 3.63 PEG Register Base Address: FFFE E600H	<table border="1"> <thead> <tr> <th>Address Offset</th> <th>Size (byte)</th> <th>Register Name</th> <th>Symbol</th> <th>Permi sion</th> <th>R/W</th> <th>Operable Bit</th> <th>Value after Reset</th> </tr> <tr> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>1 8 16 32</th> <th></th> </tr> </thead> <tbody> <tr> <td>+00C_h</td> <td>2</td> <td>PE guard PEID&SPID master decision control register</td> <td>PEGSP</td> <td>—</td> <td>R/W</td> <td>— √ √ —</td> <td>0000_h</td> </tr> <tr> <td>+080_h</td> <td>4</td> <td>PE guard area mask setting register 0</td> <td>PEGGMK</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+094_h</td> <td>4</td> <td>PE guard area base setting register 0</td> <td>PEGG0BA</td> <td>—</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+088_h</td> <td>4</td> <td>PE guard area SPID setting register 0</td> <td>PEGG0SP</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+08C_h</td> <td>4</td> <td>PE guard area PEID setting register 0</td> <td>PEGG0PE</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+090_h</td> <td>4</td> <td>PE guard area mask setting register 1</td> <td>PEGG1MK</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+094_h</td> <td>4</td> <td>PE guard area base setting register 1</td> <td>PEGG1BA</td> <td>—</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+098_h</td> <td>4</td> <td>PE guard area SPID setting register 1</td> <td>PEGG1SP</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+09C_h</td> <td>4</td> <td>PE guard area PEID setting register 1</td> <td>PEGG1PE</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0A0_h</td> <td>4</td> <td>PE guard area mask setting register 2</td> <td>PEGG2MK</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+0A4_h</td> <td>4</td> <td>PE guard area base setting register 2</td> <td>PEGG2BA</td> <td>—</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+0A8_h</td> <td>4</td> <td>PE guard area SPID setting register 2</td> <td>PEGG2SP</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0AC_h</td> <td>4</td> <td>PE guard area PEID setting register 2</td> <td>PEGG2PE</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0B0_h</td> <td>4</td> <td>PE guard area mask setting register 3</td> <td>PEGG3MK</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+0B4_h</td> <td>4</td> <td>PE guard area base setting register 3</td> <td>PEGG3BA</td> <td>—</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+0B8_h</td> <td>4</td> <td>PE guard area SPID setting register 3</td> <td>PEGG3SP</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0BC_h</td> <td>4</td> <td>PE guard area PEID setting register 3</td> <td>PEGG3PE</td> <td>—</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> </tbody> </table> <p>Note 1. This value is FEAD_0000_h for CPU1 (PE1), FE80_0000_h for CPU2 (PE2), and FE60_0000_h for the SubCPU (PE3).</p>	Address Offset	Size (byte)	Register Name	Symbol	Permi sion	R/W	Operable Bit	Value after Reset							1 8 16 32		+00C _h	2	PE guard PEID&SPID master decision control register	PEGSP	—	R/W	— √ √ —	0000 _h	+080 _h	4	PE guard area mask setting register 0	PEGGMK	—	R/W	— √ √ √	FFED 0000 _h	+094 _h	4	PE guard area base setting register 0	PEGG0BA	—	R/W	— √ √ √ *	—	+088 _h	4	PE guard area SPID setting register 0	PEGG0SP	—	R/W	— √ √ √	0000 0000 _h	+08C _h	4	PE guard area PEID setting register 0	PEGG0PE	—	R/W	— √ √ √	0000 0000 _h	+090 _h	4	PE guard area mask setting register 1	PEGG1MK	—	R/W	— √ √ √	FFED 0000 _h	+094 _h	4	PE guard area base setting register 1	PEGG1BA	—	R/W	— √ √ √ *	—	+098 _h	4	PE guard area SPID setting register 1	PEGG1SP	—	R/W	— √ √ √	0000 0000 _h	+09C _h	4	PE guard area PEID setting register 1	PEGG1PE	—	R/W	— √ √ √	0000 0000 _h	+0A0 _h	4	PE guard area mask setting register 2	PEGG2MK	—	R/W	— √ √ √	FFED 0000 _h	+0A4 _h	4	PE guard area base setting register 2	PEGG2BA	—	R/W	— √ √ √ *	—	+0A8 _h	4	PE guard area SPID setting register 2	PEGG2SP	—	R/W	— √ √ √	0000 0000 _h	+0AC _h	4	PE guard area PEID setting register 2	PEGG2PE	—	R/W	— √ √ √	0000 0000 _h	+0B0 _h	4	PE guard area mask setting register 3	PEGG3MK	—	R/W	— √ √ √	FFED 0000 _h	+0B4 _h	4	PE guard area base setting register 3	PEGG3BA	—	R/W	— √ √ √ *	—	+0B8 _h	4	PE guard area SPID setting register 3	PEGG3SP	—	R/W	— √ √ √	0000 0000 _h	+0BC _h	4	PE guard area PEID setting register 3	PEGG3PE	—	R/W	— √ √ √	0000 0000 _h	<table border="1"> <thead> <tr> <th>Address Offset</th> <th>Size (byte)</th> <th>Register Name</th> <th>Symbol</th> <th>Permi sion</th> <th>R/W</th> <th>Operable Bit</th> <th>Value after Reset</th> </tr> <tr> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>1 8 16 32</th> <th></th> </tr> </thead> <tbody> <tr> <td>+00C_h</td> <td>2</td> <td>PE guard PEID&SPID master decision control register</td> <td>PEGSP</td> <td>SV</td> <td>R/W</td> <td>— √ √ —</td> <td>0000_h</td> </tr> <tr> <td>+080_h</td> <td>4</td> <td>PE guard area mask setting register 0</td> <td>PEGGMK</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+094_h</td> <td>4</td> <td>PE guard area base setting register 0</td> <td>PEGG0BA</td> <td>SV</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+088_h</td> <td>4</td> <td>PE guard area SPID setting register 0</td> <td>PEGG0SP</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+08C_h</td> <td>4</td> <td>PE guard area PEID setting register 0</td> <td>PEGG0PE</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+090_h</td> <td>4</td> <td>PE guard area mask setting register 1</td> <td>PEGG1MK</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+094_h</td> <td>4</td> <td>PE guard area base setting register 1</td> <td>PEGG1BA</td> <td>SV</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+098_h</td> <td>4</td> <td>PE guard area SPID setting register 1</td> <td>PEGG1SP</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+09C_h</td> <td>4</td> <td>PE guard area PEID setting register 1</td> <td>PEGG1PE</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0A0_h</td> <td>4</td> <td>PE guard area mask setting register 2</td> <td>PEGG2MK</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+0A4_h</td> <td>4</td> <td>PE guard area base setting register 2</td> <td>PEGG2BA</td> <td>SV</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+0A8_h</td> <td>4</td> <td>PE guard area SPID setting register 2</td> <td>PEGG2SP</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0AC_h</td> <td>4</td> <td>PE guard area PEID setting register 2</td> <td>PEGG2PE</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0B0_h</td> <td>4</td> <td>PE guard area mask setting register 3</td> <td>PEGG3MK</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>FFED 0000_h</td> </tr> <tr> <td>+0B4_h</td> <td>4</td> <td>PE guard area base setting register 3</td> <td>PEGG3BA</td> <td>SV</td> <td>R/W</td> <td>— √ √ √ *</td> <td>—</td> </tr> <tr> <td>+0B8_h</td> <td>4</td> <td>PE guard area SPID setting register 3</td> <td>PEGG3SP</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> <tr> <td>+0BC_h</td> <td>4</td> <td>PE guard area PEID setting register 3</td> <td>PEGG3PE</td> <td>SV</td> <td>R/W</td> <td>— √ √ √</td> <td>0000 0000_h</td> </tr> </tbody> </table> <p>Note 1. This value is FEAD_0000_h for CPU1 (PE1), FE80_0000_h for CPU2 (PE2), and FE60_0000_h for the SubCPU (PE3).</p> <p>Note 2. The registers with "SV" are only accessible in SV mode (JM = 0).</p>	Address Offset	Size (byte)	Register Name	Symbol	Permi sion	R/W	Operable Bit	Value after Reset							1 8 16 32		+00C _h	2	PE guard PEID&SPID master decision control register	PEGSP	SV	R/W	— √ √ —	0000 _h	+080 _h	4	PE guard area mask setting register 0	PEGGMK	SV	R/W	— √ √ √	FFED 0000 _h	+094 _h	4	PE guard area base setting register 0	PEGG0BA	SV	R/W	— √ √ √ *	—	+088 _h	4	PE guard area SPID setting register 0	PEGG0SP	SV	R/W	— √ √ √	0000 0000 _h	+08C _h	4	PE guard area PEID setting register 0	PEGG0PE	SV	R/W	— √ √ √	0000 0000 _h	+090 _h	4	PE guard area mask setting register 1	PEGG1MK	SV	R/W	— √ √ √	FFED 0000 _h	+094 _h	4	PE guard area base setting register 1	PEGG1BA	SV	R/W	— √ √ √ *	—	+098 _h	4	PE guard area SPID setting register 1	PEGG1SP	SV	R/W	— √ √ √	0000 0000 _h	+09C _h	4	PE guard area PEID setting register 1	PEGG1PE	SV	R/W	— √ √ √	0000 0000 _h	+0A0 _h	4	PE guard area mask setting register 2	PEGG2MK	SV	R/W	— √ √ √	FFED 0000 _h	+0A4 _h	4	PE guard area base setting register 2	PEGG2BA	SV	R/W	— √ √ √ *	—	+0A8 _h	4	PE guard area SPID setting register 2	PEGG2SP	SV	R/W	— √ √ √	0000 0000 _h	+0AC _h	4	PE guard area PEID setting register 2	PEGG2PE	SV	R/W	— √ √ √	0000 0000 _h	+0B0 _h	4	PE guard area mask setting register 3	PEGG3MK	SV	R/W	— √ √ √	FFED 0000 _h	+0B4 _h	4	PE guard area base setting register 3	PEGG3BA	SV	R/W	— √ √ √ *	—	+0B8 _h	4	PE guard area SPID setting register 3	PEGG3SP	SV	R/W	— √ √ √	0000 0000 _h	+0BC _h	4	PE guard area PEID setting register 3	PEGG3PE	SV	R/W	— √ √ √	0000 0000 _h	Description Change	TN-RH8-B0281A/E	—
Address Offset	Size (byte)	Register Name	Symbol	Permi sion	R/W	Operable Bit	Value after Reset																																																																																																																																																																																																																																																																																																																	
						1 8 16 32																																																																																																																																																																																																																																																																																																																		
+00C _h	2	PE guard PEID&SPID master decision control register	PEGSP	—	R/W	— √ √ —	0000 _h																																																																																																																																																																																																																																																																																																																	
+080 _h	4	PE guard area mask setting register 0	PEGGMK	—	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+094 _h	4	PE guard area base setting register 0	PEGG0BA	—	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+088 _h	4	PE guard area SPID setting register 0	PEGG0SP	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+08C _h	4	PE guard area PEID setting register 0	PEGG0PE	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+090 _h	4	PE guard area mask setting register 1	PEGG1MK	—	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+094 _h	4	PE guard area base setting register 1	PEGG1BA	—	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+098 _h	4	PE guard area SPID setting register 1	PEGG1SP	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+09C _h	4	PE guard area PEID setting register 1	PEGG1PE	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0A0 _h	4	PE guard area mask setting register 2	PEGG2MK	—	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+0A4 _h	4	PE guard area base setting register 2	PEGG2BA	—	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+0A8 _h	4	PE guard area SPID setting register 2	PEGG2SP	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0AC _h	4	PE guard area PEID setting register 2	PEGG2PE	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0B0 _h	4	PE guard area mask setting register 3	PEGG3MK	—	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+0B4 _h	4	PE guard area base setting register 3	PEGG3BA	—	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+0B8 _h	4	PE guard area SPID setting register 3	PEGG3SP	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0BC _h	4	PE guard area PEID setting register 3	PEGG3PE	—	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
Address Offset	Size (byte)	Register Name	Symbol	Permi sion	R/W	Operable Bit	Value after Reset																																																																																																																																																																																																																																																																																																																	
						1 8 16 32																																																																																																																																																																																																																																																																																																																		
+00C _h	2	PE guard PEID&SPID master decision control register	PEGSP	SV	R/W	— √ √ —	0000 _h																																																																																																																																																																																																																																																																																																																	
+080 _h	4	PE guard area mask setting register 0	PEGGMK	SV	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+094 _h	4	PE guard area base setting register 0	PEGG0BA	SV	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+088 _h	4	PE guard area SPID setting register 0	PEGG0SP	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+08C _h	4	PE guard area PEID setting register 0	PEGG0PE	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+090 _h	4	PE guard area mask setting register 1	PEGG1MK	SV	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+094 _h	4	PE guard area base setting register 1	PEGG1BA	SV	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+098 _h	4	PE guard area SPID setting register 1	PEGG1SP	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+09C _h	4	PE guard area PEID setting register 1	PEGG1PE	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0A0 _h	4	PE guard area mask setting register 2	PEGG2MK	SV	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+0A4 _h	4	PE guard area base setting register 2	PEGG2BA	SV	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+0A8 _h	4	PE guard area SPID setting register 2	PEGG2SP	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0AC _h	4	PE guard area PEID setting register 2	PEGG2PE	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0B0 _h	4	PE guard area mask setting register 3	PEGG3MK	SV	R/W	— √ √ √	FFED 0000 _h																																																																																																																																																																																																																																																																																																																	
+0B4 _h	4	PE guard area base setting register 3	PEGG3BA	SV	R/W	— √ √ √ *	—																																																																																																																																																																																																																																																																																																																	
+0B8 _h	4	PE guard area SPID setting register 3	PEGG3SP	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
+0BC _h	4	PE guard area PEID setting register 3	PEGG3PE	SV	R/W	— √ √ √	0000 0000 _h																																																																																																																																																																																																																																																																																																																	
20	707	RLIN3	13.9 LIN Self-Test Mode	Regardless of the setting of the baud rate related registers, the baud rate operates at the LIN communication clock source/16 [bps]. (The NSPB bits in the RLIN3nLWBR register should be set to 0000 _h or 1111 _h .)	Regardless of the setting of the baud rate related registers, the baud rate operates at the LIN communication clock source/16 [bps]. (The NSPB bits in the RLIN3nLWBR register should be set to 0000 _h or 1111 _h .) (The LPRS bits in the RLIN3nLWBR register should be set to 000 _h .)	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																
21	709	RLIN3	13.9.2 Transmission in LIN Master Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 xxx0 _h *	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 000 _h	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																
22	710	RLIN3	13.9.3 Reception in LIN Master Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 xxx0 _h *	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 000 _h	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																
23	711	RLIN3	13.9.4 Transmission in LIN Slave Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 xxx0 _h *	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 000 _h	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																
24	712	RLIN3	13.9.5 Reception in LIN Slave Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 xxx0 _h *	● Set the baud rate, noise filter, and interrupt output related registers. RLIN3nLWBR register = 0000 000 _h	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																
25	712	RLIN3	13.9.5 Reception in LIN Slave Self-Test Mode	To execute a self-test on LIN slave reception, perform the procedure below.	To execute a self-test on LIN slave reception, perform the procedure below:	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
26	849	RS-CANFD	14.3.13.3 RSCANnTHLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCANnTHLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCANnTHLSTSm register is decremented by 1.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
27	1005	RS-CANFD	14.4.14.3 RSCFDnCFDTHLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCFDnCFDTHLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCFDnCFDTHLSTSm register is decremented by 1.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
28	1032	RS-CANFD	14.8.1 Transmit Priority Determination	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
29	1051	RS-CANFD	14.11.1.4 Receive Rule Setting	Up to 16 receive rules can be registered per page. Specify pages 0 to 23 (for 6-channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Up to 16 receive rules can be registered per page. Specify pages 0 to 15 (for 4-channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
30	1059	RS-CANFD	14.11.2.2 FIFO Buffer Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSk register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSk register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented by 1.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
31	1063	RS-CANFD	14.11.2.3 FIFO Buffer Reading Procedure by DMA Transfer	Note 1. · For receive FIFO buffers RSCFDnCFDRFIDx, RCFDnCFDRFPTRx, RCFDnCFDRFFDSTx, RCFDnCFDRFDFd,x · For transmit/receive FIFO buffers RSCFDnCFDCFIDk, RCFDnCFDCFPTRx, RCFDnCFDCFDFDSTk, RCFDnCFDCFDFd,k	Note 1. · For receive FIFO buffers RSCFDnCFDRFIDx, RSCFDnCFDRFPTRx, RSCFDnCFDRFFDSTx, RSCFDnCFDRFDFd,x · For transmit/receive FIFO buffers RSCFDnCFDCFIDk, RSCFDnCFDCFPTRx, RSCFDnCFDCFDFDSTk, RSCFDnCFDCFDFd,k	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
32	1160	OS Timer	17.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																
33	1576	TSG3	20.2.1 Functional Overview	● Reload mode — Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers. — Data can be transferred at peak/trough/peak or trough reload timing — Reload request flag (TSG3nRSF) — Register address assignment allowing DMA transfer	● Reload mode — Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers. — Data can be transferred at peak/trough/peak or trough reload timing — Reload request flag (TSG3nRSF) — Register address assignment allowing DMA transfer — Reload skipping	Writing Error	—	—																																																																																																																																																																																																																																																																																																																

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
34	1577	TSG3	20.2.1 Functional Overview	<p>Reload skipping</p> <ul style="list-style-type: none"> ● HT-PWM mode - 0 to 100% PWM duty cycle output is possible (with possible dead time reduction). - The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software. 	<ul style="list-style-type: none"> ● HT-PWM mode - 0 to 100% PWM duty cycle output is possible (with possible dead time reduction). - The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software. 	Writing Error	-	-
35	1688	TSG3	Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	<p>Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	<p>Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	Writing Error	-	-
36	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<ul style="list-style-type: none"> ● TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E (TSG3nO2 stays inactive) ● TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive) 	<ul style="list-style-type: none"> ● TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) ● TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive) 	Writing Error	-	-
37	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	-	-
38	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<p>Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	<p>Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	Writing Error	-	-
39	1812	TAPA	Table 21.17 Operation of the Hi-Z Start Trigger (TAPAnOPHS)	<p>TAPAnOPHS Operation</p> <p>0/1 Writing 1 to the TAPAnOPHS0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the low level.</p>	<p>TAPAnDCM Operation</p> <p>0/1 Writing 1 to the TAPAnOPHS0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the low level.</p>	Writing Error	-	-
40	1812	TAPA	Table 21.18 Operation of the Hi-Z Stop Trigger (TAPAnOPHT) during Hi-Z Control in Response to Asynchronous Input	<p>TAPAnOPHT Operation</p> <p>0 Writing 1 to the TAPAnOPHT0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the high level.</p> <p>1 If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the high level. If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.</p>	<p>TAPAnDCM Operation</p> <p>0 Writing 1 to the TAPAnOPHT0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the high level.</p> <p>1 If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnHZOUT0, TAPAnHZOUT1, and TAPAnHZOUT2 signals at the high level. If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.</p>	Writing Error	-	-

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																								
41	2079	PIC	Figure 24.79 Block Diagram of PIC2D			Writing Error	-	-																								
42	2379	RDC3A	Table 26.31 RDC3AnDIAG1 Register Contents (2/2)	8 ERRST Error Signal Reset Bit Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1. Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 4V	8 ERRST Error Signal Reset Bit Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1. Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 2V, ERDS1 to 4V, ERDR1 to 2G, ERDS1 to 4G	Writing Error	-	-																								
43	2399	RDC3A	Table 26.46 Data Selection	<table border="1"> <thead> <tr> <th>DATASEL[5:0]</th> <th>Output Signal</th> <th>Output Destination DATA[X:X]</th> </tr> </thead> <tbody> <tr> <td>11.1011</td> <td>12-bit AD output code [11:0]</td> <td>[11:0]</td> </tr> <tr> <td>10.1111</td> <td>Control variation value [7:0] in angular conversion mode 1</td> <td>[7:0]</td> </tr> <tr> <td>00.0101</td> <td>Control variation value [7:0] in angular conversion mode 0</td> <td>[7:0]</td> </tr> </tbody> </table>	DATASEL[5:0]	Output Signal	Output Destination DATA[X:X]	11.1011	12-bit AD output code [11:0]	[11:0]	10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]	00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]	<table border="1"> <thead> <tr> <th>DATSEL[5:0]</th> <th>Output Signal</th> <th>Output Destination DATA[X:X]</th> </tr> </thead> <tbody> <tr> <td>11.1011</td> <td>12-bit AD output code [11:0]</td> <td>[11:0]</td> </tr> <tr> <td>10.1111</td> <td>Control variation value [7:0] in angular conversion mode 1</td> <td>[7:0]</td> </tr> <tr> <td>00.0101</td> <td>Control variation value [7:0] in angular conversion mode 0</td> <td>[7:0]</td> </tr> </tbody> </table>	DATSEL[5:0]	Output Signal	Output Destination DATA[X:X]	11.1011	12-bit AD output code [11:0]	[11:0]	10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]	00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]	Writing Error	-	-
DATASEL[5:0]	Output Signal	Output Destination DATA[X:X]																														
11.1011	12-bit AD output code [11:0]	[11:0]																														
10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]																														
00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]																														
DATSEL[5:0]	Output Signal	Output Destination DATA[X:X]																														
11.1011	12-bit AD output code [11:0]	[11:0]																														
10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]																														
00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]																														
44	2405	RDC3A	Table 26.51 RDC3AnDCUR0 Register Contents	5 SYNCSL Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1) b5 0: Synchronous detection setting 0 1: Synchronous detection setting 1	5 SYNCSL Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1) b5 0: Synchronous detection setting 0 1: Synchronous detection setting 1 In Angular Conversion Mode 0 (ADRD = 0), set this bit to 0.	Description Change	TN-RH8-B0314A/E	-																								
45	2406	RDC3A	Table 26.52 RDC3AnDCUR1 Register Contents	13 DCCRSTP DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1) b13 0: DC correction enabled 1: DC correction disabled Be sure to set this bit to 1 when the DC resolver is used.	13 DCCRSTP DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1) b13 0: DC correction enabled 1: DC correction disabled Be sure to set this bit to 1 when the DC resolver is used. This setting has no effect when Angular Conversion Mode 0 (ADRD = 0).	Description Change	TN-RH8-B0314A/E	-																								
46	2439	RDC3A	26.4.5.1 Built-in Self-Test Function	The BISTs are categorized into two groups depending on their execution timing as follows; ● Execution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, resolver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short error BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection BIST (low side) ● Execution is possible when starting up the power: angle conversion BIST, conversion error BIST	The BISTs are categorized into two groups depending on their execution timing as follows; ● Execution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, resolver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short error BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection BIST (low side) ● Execution is possible when starting up the power: angle conversion BIST, conversion error BIST Short-period BIST can also be executed at starting up the power. However, if angle conversion BIST or conversion error BIST or both are executed at power-on, they must be executed before short-period BIST.	Description Change	TN-RH8-B0314A/E	-																								
47	2447	RDC3A	26.4.6.1 Period Measurement Timer	The period measurement timer measures the cycle of excitation signal (zero-crossing signal). When an edge (selectable from rise edge and fall edge) of the zero-crossing signal is detected, the value of the period measurement counter is captured and stored in the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the cycle of excitation signal can be obtained. The cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × CCLK cycle (25 ns). When the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt request is generated if the value set in the RDC3AnETCAP register matches the period measurement counter value. The excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle to the RDC3AnETCAP register.	The period measurement timer measures the cycle of excitation signal (zero-crossing signal). When an edge (selectable from rise edge and fall edge) of the zero-crossing signal is detected, the value of the period measurement counter is captured and stored in ET Capture bits of the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the cycle of excitation signal can be obtained. The cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × CCLK cycle (25 ns). When the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt request is generated if the value set in ET Compare bits of the RDC3AnETCAP register matches the period measurement counter value. The excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle to the RDC3AnETCAP register.	Writing Error	-	-																								

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																										
48	2454	RDC3A	Figure 26.29 Flow of Initial Settings of the Registers			Description Change	TN-RH8-B0314A/E	-																																																																																																																																										
49	2455	RDC3A	26.6 Resolver Interface Circuit	1. $RH = \{(RVCC - VCOM) / (22.0 \times 10^{-6})\} - RIN$, where $VCOM = RVCC/2[V]$	1. $RH = \{(+VEXT - VCOM) / (22.0 \times 10^{-6})\} - RIN$, where $VCOM = RVCC/2[V]$	Writing Error	-	-																																																																																																																																										
50	2541	ADCC	Table 27.52 Notes on Setting Registers	<p>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVSPx ADCCnSGVCEPx</p> <p>When setting the registers listed at left, write to the registers after they have been read. If this procedure is not followed, the written register value may not be correctly reflected in operations.</p>	<p>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVSPx ADCCnSGVCEPx</p> <p>When setting the registers listed at left, write to the registers after they have been read. If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.</p>	Additional Description	-	-																																																																																																																																										
51	2743	ECM	Table 30.8 List of Error Sources and Safety Processing (1/2)	<table border="1"> <tr> <td>6</td> <td>RAM</td> <td>Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3</td> </tr> <tr> <td>7</td> <td></td> <td>Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3</td> </tr> </table>	6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3	7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3	<table border="1"> <tr> <td>6</td> <td>RAM</td> <td>Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3</td> </tr> <tr> <td>7</td> <td></td> <td>Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3</td> </tr> </table>	6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3	7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3	Writing Error	-	-																																																																																																																														
6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3																																																																																																																																																
7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3																																																																																																																																																
6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3																																																																																																																																																
7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3																																																																																																																																																
52	2835	Flash Memory	35.10 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure of the flash memory.	(7) Items prohibited during programming, erasure and blank checking Do not perform the following operations during programming, erasure and blank checking of the flash memory.	Writing Error	-	-																																																																																																																																										
53	2888	Electrical Characteristics	Table 39.33 RDC Conversion Performance (2/2)	<table border="1"> <thead> <tr> <th>Item</th> <th>Condition</th> <th>Min</th> <th>Typ</th> <th>Max</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Response delay*4</td> <td>Electrical angle output response delay in fixed angular velocity</td> <td>Angle conversion mode 0</td> <td>-0.2</td> <td>—</td> <td>0.20</td> <td rowspan="2">*/10000 min⁻¹</td> </tr> <tr> <td>Angle conversion mode 1</td> <td>-0.2</td> <td>—</td> <td>0.20</td> </tr> <tr> <td rowspan="2">BIST determination time*5</td> <td rowspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (L side)</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Obtaining the sum of squares in amplitude abnormality detection BIST (H side)</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>ADBIST</td> <td>—</td> <td>—</td> <td>32</td> <td>μs</td> </tr> <tr> <td>Angle conversion BIST (angle determination threshold is within ±0.15%)</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Resolver signal error detection BIST</td> <td>—</td> <td>—</td> <td>0.5</td> <td>ms</td> </tr> <tr> <td>Resolver signal cut off detection BIST</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Conversion error BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Power short error BIST</td> <td>—</td> <td>—</td> <td>80</td> <td>μs</td> </tr> <tr> <td>Ground short error BIST</td> <td>—</td> <td>—</td> <td>80</td> <td>μs</td> </tr> <tr> <td>BIST recovery time*6</td> <td>All kinds of BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> </tbody> </table>	Item	Condition	Min	Typ	Max	Unit	Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	-0.2	—	0.20	*/10000 min ⁻¹	Angle conversion mode 1	-0.2	—	0.20	BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)	—	—	1	ms	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)	—	—	1	ms	ADBIST	—	—	32	μs	Angle conversion BIST (angle determination threshold is within ±0.15%)	—	—	10	ms	Resolver signal error detection BIST	—	—	0.5	ms	Resolver signal cut off detection BIST	—	—	1	ms	Conversion error BIST	—	—	10	ms	Power short error BIST	—	—	80	μs	Ground short error BIST	—	—	80	μs	BIST recovery time*6	All kinds of BIST	—	—	10	ms	<table border="1"> <thead> <tr> <th>Item</th> <th>Condition</th> <th>Min</th> <th>Typ</th> <th>Max</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Response delay*4</td> <td>Electrical angle output response delay in fixed angular velocity</td> <td>Angle conversion mode 0</td> <td>-0.2</td> <td>—</td> <td>0.20</td> <td rowspan="2">*/10000 min⁻¹</td> </tr> <tr> <td>Angle conversion mode 1</td> <td>-0.2</td> <td>—</td> <td>0.20</td> </tr> <tr> <td rowspan="2">BIST determination time*5</td> <td rowspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (L side)</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Obtaining the sum of squares in amplitude abnormality detection BIST (H side)</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>ADBIST</td> <td>—</td> <td>—</td> <td>32</td> <td>μs</td> </tr> <tr> <td>Angle conversion BIST (angle determination threshold is within ±0.15%)</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Resolver signal error detection BIST</td> <td>—</td> <td>—</td> <td>0.5</td> <td>ms</td> </tr> <tr> <td>Resolver signal cut off detection BIST</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Conversion error BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Power short error BIST</td> <td>—</td> <td>—</td> <td>80</td> <td>μs</td> </tr> <tr> <td>Ground short error BIST</td> <td>—</td> <td>—</td> <td>80</td> <td>μs</td> </tr> <tr> <td>BIST recovery time*6</td> <td>All kinds of BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> </tbody> </table>	Item	Condition	Min	Typ	Max	Unit	Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	-0.2	—	0.20	*/10000 min ⁻¹	Angle conversion mode 1	-0.2	—	0.20	BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)	—	—	1	ms	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)	—	—	1	ms	ADBIST	—	—	32	μs	Angle conversion BIST (angle determination threshold is within ±0.15%)	—	—	10	ms	Resolver signal error detection BIST	—	—	0.5	ms	Resolver signal cut off detection BIST	—	—	1	ms	Conversion error BIST	—	—	10	ms	Power short error BIST	—	—	80	μs	Ground short error BIST	—	—	80	μs	BIST recovery time*6	All kinds of BIST	—	—	10	ms	Writing Error	-	-
Item	Condition	Min	Typ	Max	Unit																																																																																																																																													
Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	-0.2	—	0.20	*/10000 min ⁻¹																																																																																																																																												
	Angle conversion mode 1	-0.2	—	0.20																																																																																																																																														
BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)	—	—	1	ms																																																																																																																																													
		Obtaining the sum of squares in amplitude abnormality detection BIST (H side)	—	—	1	ms																																																																																																																																												
ADBIST	—	—	32	μs																																																																																																																																														
Angle conversion BIST (angle determination threshold is within ±0.15%)	—	—	10	ms																																																																																																																																														
Resolver signal error detection BIST	—	—	0.5	ms																																																																																																																																														
Resolver signal cut off detection BIST	—	—	1	ms																																																																																																																																														
Conversion error BIST	—	—	10	ms																																																																																																																																														
Power short error BIST	—	—	80	μs																																																																																																																																														
Ground short error BIST	—	—	80	μs																																																																																																																																														
BIST recovery time*6	All kinds of BIST	—	—	10	ms																																																																																																																																													
Item	Condition	Min	Typ	Max	Unit																																																																																																																																													
Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	-0.2	—	0.20	*/10000 min ⁻¹																																																																																																																																												
	Angle conversion mode 1	-0.2	—	0.20																																																																																																																																														
BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)	—	—	1	ms																																																																																																																																													
		Obtaining the sum of squares in amplitude abnormality detection BIST (H side)	—	—	1	ms																																																																																																																																												
ADBIST	—	—	32	μs																																																																																																																																														
Angle conversion BIST (angle determination threshold is within ±0.15%)	—	—	10	ms																																																																																																																																														
Resolver signal error detection BIST	—	—	0.5	ms																																																																																																																																														
Resolver signal cut off detection BIST	—	—	1	ms																																																																																																																																														
Conversion error BIST	—	—	10	ms																																																																																																																																														
Power short error BIST	—	—	80	μs																																																																																																																																														
Ground short error BIST	—	—	80	μs																																																																																																																																														
BIST recovery time*6	All kinds of BIST	—	—	10	ms																																																																																																																																													
54	461	CSIH	Table 11.25 CSIHnTX0W Register Contents (2/2)	<p>29 CSIHnEDL Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p> <p>28 to 20 Reserved When read, the value after a reset is read. When writing, write the value after a reset.</p>	<p>29 CSIHnEDL Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1.</p> <p>28 to 20 Reserved When read, the value after a reset is read. When writing, write the value after a reset. Note that these bits should be written to 00H when Cx (either x = 0 to 3) is used in master</p>	Additional Description	TN-RH8-B0303A/E	-																																																																																																																																										

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																									
55	150	Pins	Table 2.61 C1M-A1 Pin Function (1/3)	<table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>AnVREFH (n = 0 to 2)</td> <td>—</td> <td>ADCCn voltage supply and reference voltage</td> </tr> <tr> <td>AnVSS (n = 0 to 2)</td> <td>—</td> <td>ADCCn ground</td> </tr> <tr> <td>ADCCnTRG[†] (n = 0 to 2)</td> <td>I</td> <td>ADCCn trigger</td> </tr> <tr> <td>ADCC0lpq (p = 0 to 3, q = 0 to 3)</td> <td>I</td> <td>ADCC0 input channel pq</td> </tr> <tr> <td colspan="3">This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.</td> </tr> <tr> <td>ADCC1lpq (p = 0 to 3, q = 0 to 3)</td> <td>I</td> <td>ADCC1 input channel pq</td> </tr> <tr> <td colspan="3">This excludes the combination of p = 3 and q = 0 or 3.</td> </tr> <tr> <td>ADCC2lpq (p = 1, q = 1 to 3)</td> <td>I</td> <td>ADCC2 input channel pq</td> </tr> </tbody> </table>	Pin Name	I/O	Function	AnVREFH (n = 0 to 2)	—	ADCCn voltage supply and reference voltage	AnVSS (n = 0 to 2)	—	ADCCn ground	ADCCnTRG [†] (n = 0 to 2)	I	ADCCn trigger	ADCC0lpq (p = 0 to 3, q = 0 to 3)	I	ADCC0 input channel pq	This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.			ADCC1lpq (p = 0 to 3, q = 0 to 3)	I	ADCC1 input channel pq	This excludes the combination of p = 3 and q = 0 or 3.			ADCC2lpq (p = 1, q = 1 to 3)	I	ADCC2 input channel pq	<table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>AnVREFH (n = 0 to 2)</td> <td>—</td> <td>ADCCn voltage supply and reference voltage</td> </tr> <tr> <td>AnVSS (n = 0 to 2)</td> <td>—</td> <td>ADCCn ground</td> </tr> <tr> <td>ADCCnTRG[†] (n = 0 to 2)</td> <td>I</td> <td>ADCCn trigger</td> </tr> <tr> <td>ADCC0lpq (p = 0 to 3, q = 0 to 3)</td> <td>I</td> <td>ADCC0 input channel pq</td> </tr> <tr> <td colspan="3">This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.</td> </tr> <tr> <td>ADCC1lpq (p = 0 to 3, q = 0 to 3)</td> <td>I</td> <td>ADCC1 input channel pq</td> </tr> <tr> <td colspan="3">This excludes the combination of p = 3 and q = 0 or 3.</td> </tr> <tr> <td>ADCC2lpq (p = 0 to 1, q = 0 to 3)</td> <td>I</td> <td>ADCC2 input channel pq</td> </tr> <tr> <td colspan="3">This excludes the combination of p = 1 and q = 1 to 3.</td> </tr> </tbody> </table>	Pin Name	I/O	Function	AnVREFH (n = 0 to 2)	—	ADCCn voltage supply and reference voltage	AnVSS (n = 0 to 2)	—	ADCCn ground	ADCCnTRG [†] (n = 0 to 2)	I	ADCCn trigger	ADCC0lpq (p = 0 to 3, q = 0 to 3)	I	ADCC0 input channel pq	This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.			ADCC1lpq (p = 0 to 3, q = 0 to 3)	I	ADCC1 input channel pq	This excludes the combination of p = 3 and q = 0 or 3.			ADCC2lpq (p = 0 to 1, q = 0 to 3)	I	ADCC2 input channel pq	This excludes the combination of p = 1 and q = 1 to 3.			Writing Error	-	-
Pin Name	I/O	Function																																																															
AnVREFH (n = 0 to 2)	—	ADCCn voltage supply and reference voltage																																																															
AnVSS (n = 0 to 2)	—	ADCCn ground																																																															
ADCCnTRG [†] (n = 0 to 2)	I	ADCCn trigger																																																															
ADCC0lpq (p = 0 to 3, q = 0 to 3)	I	ADCC0 input channel pq																																																															
This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.																																																																	
ADCC1lpq (p = 0 to 3, q = 0 to 3)	I	ADCC1 input channel pq																																																															
This excludes the combination of p = 3 and q = 0 or 3.																																																																	
ADCC2lpq (p = 1, q = 1 to 3)	I	ADCC2 input channel pq																																																															
Pin Name	I/O	Function																																																															
AnVREFH (n = 0 to 2)	—	ADCCn voltage supply and reference voltage																																																															
AnVSS (n = 0 to 2)	—	ADCCn ground																																																															
ADCCnTRG [†] (n = 0 to 2)	I	ADCCn trigger																																																															
ADCC0lpq (p = 0 to 3, q = 0 to 3)	I	ADCC0 input channel pq																																																															
This excludes the combination of p = 2 and q = 2 or 3 and of p = 3 and q = 1 to 3.																																																																	
ADCC1lpq (p = 0 to 3, q = 0 to 3)	I	ADCC1 input channel pq																																																															
This excludes the combination of p = 3 and q = 0 or 3.																																																																	
ADCC2lpq (p = 0 to 1, q = 0 to 3)	I	ADCC2 input channel pq																																																															
This excludes the combination of p = 1 and q = 1 to 3.																																																																	
56	1566	TAUJ	Table 19.64 Contents of TAUJnCMORm Register of Slave Channel for PWM Output Function	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>TAUJnCKS[1:0]</td> <td>These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td> </tr> <tr> <td>13, 12</td> <td>TAUJnCCS[1:0]</td> <td>00: Uses the operation clock as a counter clock.</td> </tr> <tr> <td>11</td> <td>TAUJnMAS</td> <td>0: Channel is slave channel</td> </tr> <tr> <td>10 to 8</td> <td>TAUJnSTS[2:0]</td> <td>100: INTTAUJnIm of master channel is a start trigger.</td> </tr> <tr> <td>7, 6</td> <td>TAUJnCOS[1:0]</td> <td>00: Not used, so set to 00</td> </tr> <tr> <td>5</td> <td>Reserved</td> <td>When read, the value after reset is read. When writing, write the value after reset.</td> </tr> <tr> <td>4 to 1</td> <td>TAUJnMDH[4:1]</td> <td>0100: One-count mode</td> </tr> <tr> <td>0</td> <td>TAUJnMDO</td> <td>1: INTTAUJnIm is generated at the start of operation.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.	13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.	11	TAUJnMAS	0: Channel is slave channel	10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.	7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00	5	Reserved	When read, the value after reset is read. When writing, write the value after reset.	4 to 1	TAUJnMDH[4:1]	0100: One-count mode	0	TAUJnMDO	1: INTTAUJnIm is generated at the start of operation.	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>TAUJnCKS[1:0]</td> <td>These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td> </tr> <tr> <td>13, 12</td> <td>TAUJnCCS[1:0]</td> <td>00: Uses the operation clock as a counter clock.</td> </tr> <tr> <td>11</td> <td>TAUJnMAS</td> <td>0: Channel is slave channel</td> </tr> <tr> <td>10 to 8</td> <td>TAUJnSTS[2:0]</td> <td>100: INTTAUJnIm of master channel is a start trigger.</td> </tr> <tr> <td>7, 6</td> <td>TAUJnCOS[1:0]</td> <td>00: Not used, so set to 00</td> </tr> <tr> <td>5</td> <td>Reserved</td> <td>When read, the value after reset is read. When writing, write the value after reset.</td> </tr> <tr> <td>4 to 1</td> <td>TAUJnMD[4:1]</td> <td>0100: One-count mode</td> </tr> <tr> <td>0</td> <td>TAUJnMDO</td> <td>1: INTTAUJnIm is not generated at the start of operation.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.	13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.	11	TAUJnMAS	0: Channel is slave channel	10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.	7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00	5	Reserved	When read, the value after reset is read. When writing, write the value after reset.	4 to 1	TAUJnMD[4:1]	0100: One-count mode	0	TAUJnMDO	1: INTTAUJnIm is not generated at the start of operation.	Writing Error	-	-			
Bit Position	Bit Name	Function																																																															
15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.																																																															
13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.																																																															
11	TAUJnMAS	0: Channel is slave channel																																																															
10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.																																																															
7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00																																																															
5	Reserved	When read, the value after reset is read. When writing, write the value after reset.																																																															
4 to 1	TAUJnMDH[4:1]	0100: One-count mode																																																															
0	TAUJnMDO	1: INTTAUJnIm is generated at the start of operation.																																																															
Bit Position	Bit Name	Function																																																															
15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.																																																															
13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.																																																															
11	TAUJnMAS	0: Channel is slave channel																																																															
10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.																																																															
7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00																																																															
5	Reserved	When read, the value after reset is read. When writing, write the value after reset.																																																															
4 to 1	TAUJnMD[4:1]	0100: One-count mode																																																															
0	TAUJnMDO	1: INTTAUJnIm is not generated at the start of operation.																																																															
57	76	Overview	Table 1.5 Pin Assignments of RH850/C1M-A1 (2/4)	<table border="1"> <thead> <tr> <th>Pin Number</th> <th>Pin Name</th> </tr> </thead> <tbody> <tr><td>45</td><td>ADVSS</td></tr> <tr><td>46</td><td>ADCC0I30</td></tr> <tr><td>47</td><td>ADVCC</td></tr> <tr><td>48</td><td>P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC</td></tr> <tr><td>49</td><td>P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO</td></tr> <tr><td>50</td><td>VDD</td></tr> <tr><td>51</td><td>P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI</td></tr> <tr><td>52</td><td>VSS</td></tr> <tr><td>53</td><td>P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3</td></tr> <tr><td>54</td><td>P5_1/RLIN32TX/SCI0TXD/CSIH2SSI</td></tr> <tr><td>55</td><td>P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO</td></tr> <tr><td>56</td><td>P5_3/RLIN31TX/SCI1SCK/SCI1SCK</td></tr> </tbody> </table>	Pin Number	Pin Name	45	ADVSS	46	ADCC0I30	47	ADVCC	48	P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC	49	P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO	50	VDD	51	P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI	52	VSS	53	P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3	54	P5_1/RLIN32TX/SCI0TXD/CSIH2SSI	55	P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO	56	P5_3/RLIN31TX/SCI1SCK/SCI1SCK	<table border="1"> <thead> <tr> <th>Pin Number</th> <th>Pin Name</th> </tr> </thead> <tbody> <tr><td>45</td><td>ADVSS</td></tr> <tr><td>46</td><td>ADCC0I30</td></tr> <tr><td>47</td><td>ADVCC</td></tr> <tr><td>48</td><td>P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC</td></tr> <tr><td>49</td><td>P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO</td></tr> <tr><td>50</td><td>VDD</td></tr> <tr><td>51</td><td>P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI</td></tr> <tr><td>52</td><td>VSS</td></tr> <tr><td>53</td><td>P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3</td></tr> <tr><td>54</td><td>P5_1/RLIN32TX/SCI0TXD/CSIH2SSI</td></tr> <tr><td>55</td><td>P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO</td></tr> <tr><td>56</td><td>P5_3/RLIN31TX/SCI1SCK</td></tr> </tbody> </table>	Pin Number	Pin Name	45	ADVSS	46	ADCC0I30	47	ADVCC	48	P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC	49	P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO	50	VDD	51	P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI	52	VSS	53	P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3	54	P5_1/RLIN32TX/SCI0TXD/CSIH2SSI	55	P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO	56	P5_3/RLIN31TX/SCI1SCK	Writing Error	-	-					
Pin Number	Pin Name																																																																
45	ADVSS																																																																
46	ADCC0I30																																																																
47	ADVCC																																																																
48	P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC																																																																
49	P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO																																																																
50	VDD																																																																
51	P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI																																																																
52	VSS																																																																
53	P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3																																																																
54	P5_1/RLIN32TX/SCI0TXD/CSIH2SSI																																																																
55	P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO																																																																
56	P5_3/RLIN31TX/SCI1SCK/SCI1SCK																																																																
Pin Number	Pin Name																																																																
45	ADVSS																																																																
46	ADCC0I30																																																																
47	ADVCC																																																																
48	P7_0/TAUD0I5/TAUD0O5/TAUJ0I0/TAUJ0O0/ADCC1TRG/CSIH2SC																																																																
49	P7_2/TAUD0I7/TAUD0O7/TAUJ0I2/TAUJ0O2/SCI0RXD/CSIH2SO																																																																
50	VDD																																																																
51	P7_4/TAUD0I8/TAUD0O8/TAUJ0I3/TAUJ0O3/SCI0TXD/CSIH2SI																																																																
52	VSS																																																																
53	P5_0/RLIN32RX/SCI0RXD/CSIH2CSS3																																																																
54	P5_1/RLIN32TX/SCI0TXD/CSIH2SSI																																																																
55	P5_2/RLIN31RX/SCI0SCK/SCI0SCK/CSIH2RYI/CSIH2RYO																																																																
56	P5_3/RLIN31TX/SCI1SCK																																																																
58	2890	Electrical Characteristics	Table 39.35 Error Detect Characteristics	<table border="1"> <thead> <tr> <th>R/D conversion error (over control declination)</th> <th>High side</th> <th>00CA8_h</th> <th>**</th> </tr> </thead> <tbody> <tr> <td>Recognition level for internal control declination (ε)³</td> <td>Low side</td> <td>1FFF3_h</td> <td></td> </tr> </tbody> </table>	R/D conversion error (over control declination)	High side	00CA8 _h	**	Recognition level for internal control declination (ε) ³	Low side	1FFF3 _h		<table border="1"> <thead> <tr> <th>R/D conversion error (over control declination)</th> <th>High side</th> <th>00CA8_h</th> <th>**</th> </tr> </thead> <tbody> <tr> <td>Recognition level for internal control declination (ε)³</td> <td>Low side</td> <th>7F358_h</th> <td></td> </tr> </tbody> </table>	R/D conversion error (over control declination)	High side	00CA8 _h	**	Recognition level for internal control declination (ε) ³	Low side	7F358 _h		Description Change	TN-RH8-B0467A/E	-																																									
R/D conversion error (over control declination)	High side	00CA8 _h	**																																																														
Recognition level for internal control declination (ε) ³	Low side	1FFF3 _h																																																															
R/D conversion error (over control declination)	High side	00CA8 _h	**																																																														
Recognition level for internal control declination (ε) ³	Low side	7F358 _h																																																															
59	2223	EMU3	Table 25.144 EMU3nRECUk Register Contents (2/2)	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2.	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2. CAUTION: When rewriting this register, be sure to follow steps (1) and (2) below. This caution also applies to first-time writes. (1) Write the following value in 32-bit access. UMOD=0, UINT=0, UEN=0, UPTN=(set any value), UCMP=(set any value) (2) UMOD, UINT, UEN, and UPTN settings should be written while retaining the values written in (1) of UCMP.	Description Change	TN-RH8-B0466A/E	-																																																									
60	2225	EMU3	Table 25.145 EMU3nRECVk Register Contents (2/2)	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2.	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2. CAUTION: When rewriting this register, be sure to follow steps (1) and (2) below. This caution also applies to first-time writes. (1) Write the following value in 32-bit access. VMOD=0, VINT=0, VEN=0, VPNT=(set any value), VCMP=(set any value) (2) VMOD, VINT, VEN, and VPNT settings should be written while retaining the values written in (1) of VCMP.	Description Change	TN-RH8-B0466A/E	-																																																									

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																														
61	2227	EMU3	Table 25.146 EMU3nNRECWk Register Contents (2/2)	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2.	Note: For details, see Section 25.4.7.3. Independent Rectangle IP2. CAUTION: When rewriting this register, be sure to follow steps (1) and (2) below. This caution also applies to first-time writes. (1) Write the following value in 32-bit access. WMOD=0, WINT=0, WEN=0, WPTN=(set any value), WCMP=(set any value) (2) WMOD, WINT, WEN, and WPTN settings should be written while retaining the values written in (1) of WCMP.	Description Change	TN-RH8-B0466A/E	-																														
62	1590	TSG3	Table 20.13 TSG3nCTL5 Register Contents (2/2)	none	CAUTION TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0). Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1). If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1, timer operation cannot be guaranteed.	Description Change	TN-RH8-B0468A/E	-																														
63	1592	TSG3	Table 20.14 TSG3nCTL6 Register Contents (2/2)	none	CAUTION TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0). Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1). If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1, timer operation cannot be guaranteed.	Description Change	TN-RH8-B0468A/E	-																														
64	2367	RDC3A	Table 26.23 RDC3AnSCCOR0 Register Contents	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31 to 28</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>27 to 16</td> <td>COSPO[11:0]</td> <td> Cosine Phase Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000₁₂: 0° (no correction) 7FF₁₂: +180° (maximum correction in the positive direction) 800₁₂: -180° (maximum correction in the negative direction) </td> </tr> <tr> <td>15 to 12</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>11 to 0</td> <td>SINPO[11:0]</td> <td> Sine Phase Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000₁₂: 0° (no correction) 7FF₁₂: +180° (maximum correction in the positive direction) 800₁₂: -180° (maximum correction in the negative direction) </td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	31 to 28	Reserved	These bits are read as 0. The write value should be 0.	27 to 16	COSPO[11:0]	Cosine Phase Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)	15 to 12	Reserved	These bits are read as 0. The write value should be 0.	11 to 0	SINPO[11:0]	Sine Phase Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31 to 28</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>27 to 16</td> <td>COSPO[11:0]</td> <td> Cosine Angle Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000₁₂: 0° (no correction) 7FF₁₂: +180° (maximum correction in the positive direction) 800₁₂: -180° (maximum correction in the negative direction) </td> </tr> <tr> <td>15 to 12</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>11 to 0</td> <td>SINPO[11:0]</td> <td> Sine Angle Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000₁₂: 0° (no correction) 7FF₁₂: +180° (maximum correction in the positive direction) 800₁₂: -180° (maximum correction in the negative direction) </td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	31 to 28	Reserved	These bits are read as 0. The write value should be 0.	27 to 16	COSPO[11:0]	Cosine Angle Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)	15 to 12	Reserved	These bits are read as 0. The write value should be 0.	11 to 0	SINPO[11:0]	Sine Angle Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)	Writing Error	-	-
Bit Position	Bit Name	Description																																				
31 to 28	Reserved	These bits are read as 0. The write value should be 0.																																				
27 to 16	COSPO[11:0]	Cosine Phase Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)																																				
15 to 12	Reserved	These bits are read as 0. The write value should be 0.																																				
11 to 0	SINPO[11:0]	Sine Phase Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)																																				
Bit Position	Bit Name	Description																																				
31 to 28	Reserved	These bits are read as 0. The write value should be 0.																																				
27 to 16	COSPO[11:0]	Cosine Angle Correction Specifies the angular correction value for the phi to be input to the COS ROM table as a 12-bit signed integer.*† b27-b16 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)																																				
15 to 12	Reserved	These bits are read as 0. The write value should be 0.																																				
11 to 0	SINPO[11:0]	Sine Angle Correction Specifies the angular correction value for the phi to be input to the SIN ROM table as a 12-bit signed integer.*† b11-b0 000 ₁₂ : 0° (no correction) 7FF ₁₂ : +180° (maximum correction in the positive direction) 800 ₁₂ : -180° (maximum correction in the negative direction)																																				
65	2429	RDC3A	26.4.2.5 Sine and Cosine Angle Correction Function	The RDC is capable of handling the mounting of the resolver at an angle to the motor shaft by correcting the resulting orthogonality errors of the sine and cosine signals from the resolver. Correction in this case is by adding fixed values for correction to the phi angles to be input to the individual SINROM and COSROM tables. These values are set in the SINPO[11:0] and COSPO[11:0] bits in the sine and cosine angle correction register. Set these bits to 0 [*] for angle conversion BIST. Sine phase correction bits SINPO[11:0] = 000H Cosine phase correction bits COSPO[11:0] = 000H	The RDC is capable of handling the mounting of the resolver at an angle to the motor shaft by correcting the resulting orthogonality errors of the sine and cosine signals from the resolver. Correction in this case is by adding fixed values for correction to the phi angles to be input to the individual SINROM and COSROM tables. These values are set in the SINPO[11:0] and COSPO[11:0] bits in the sine and cosine angle correction register. Set these bits to 0 [*] for angle conversion BIST. Sine angle correction bits SINPO[11:0] = 000H Cosine angle correction bits COSPO[11:0] = 000H	Writing Error	-	-																														
66	2439	RDC3A	26.4.5.1 Built-in Self-Test Function	(5) Set the phase correction bits in the sine and cosine angle correction register to 0 [*] when executing the angle conversion BIST. Sine phase correction bits SINPO[11:0] = 000H Cosine phase correction bits COSPO[11:0] = 000H	(5) Set the phase correction bits in the sine and cosine angle correction register to 0 [*] when executing the angle conversion BIST. Sine angle correction bits SINPO[11:0] = 000H Cosine angle correction bits COSPO[11:0] = 000H	Writing Error	-	-																														

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																												
67	2816	Flash Memory	Table 35.4 Summary of Security Functions	<table border="1"> <thead> <tr> <th>Function</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>OTP</td> <td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>ID authentication</td> <td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.</td> </tr> <tr> <td>Prohibition of connection of a dedicated flash memory programmer</td> <td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of block erasure commands</td> <td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of programming commands</td> <td>Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> <tr> <td>Prohibition of read commands</td> <td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> </tbody> </table>	Function	Description	OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.	ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.	Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.	Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.	<table border="1"> <thead> <tr> <th>Function</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>OTP</td> <td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>ID authentication</td> <td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.</td> </tr> <tr> <td>Prohibition of connection of a dedicated flash memory programmer</td> <td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of block erasure commands</td> <td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of programming commands</td> <td>Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> <tr> <td>Prohibition of read commands</td> <td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> </tbody> </table> <p>Note1. The "Prohibition of connection of a dedicated flash memory programmer" function can be used in conjunction with "ID authentication" or the prohibition of commands (※2). Note2. Prohibition of commands (for block erasure, programming, and reading) can be set independently.</p>	Function	Description	OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.	ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.	Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.	Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.	Description Change	TN-RH8-BxxxxA/E	-
Function	Description																																			
OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.																																			
ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.																																			
Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																			
Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																			
Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.																																			
Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.																																			
Function	Description																																			
OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.																																			
ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of programming of the code flash memory by self-programming.																																			
Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																			
Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																			
Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can be run only by the method of erasing all user areas from Block 0 in turn → erasing the user boot areas → erasing all data areas from Block 0 in turn. Only through execution of the configuration clearing command, the prohibition can be lifted.																																			
Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.																																			
68	2838	Flash Security	36.1.1.2 Functions Unique to Serial Programming Mode	Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection. Parallel use of these functions is not allowed.	Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection.	Description Change	TN-RH8-BxxxxA/E	-																												
69	2838	Flash Security	Table 36.1 Security Functions in Each Mode	<table border="1"> <thead> <tr> <th>Operation Mode</th> <th>Code Flash and Data Flash, ID Code Protection</th> <th>Restriction on Debug Interface Connection</th> </tr> </thead> <tbody> <tr> <td>User boot mode</td> <td> <ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) </td> <td> <ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) </td> </tr> <tr> <td>Serial programming mode</td> <td> <ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. (The above three cannot be used in parallel.) • OTP (parallel use possible) </td> <td> <ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) </td> </tr> </tbody> </table>	Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection	User boot mode	<ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) 	<ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) 	Serial programming mode	<ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. (The above three cannot be used in parallel.) • OTP (parallel use possible) 	<ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) 	<table border="1"> <thead> <tr> <th>Operation Mode</th> <th>Code Flash and Data Flash, ID Code Protection</th> <th>Restriction on Debug Interface Connection</th> </tr> </thead> <tbody> <tr> <td>User boot mode</td> <td> <ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) </td> <td> <ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) </td> </tr> <tr> <td>Serial programming mode</td> <td> <ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. • OTP (parallel use possible) </td> <td> <ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) </td> </tr> </tbody> </table>	Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection	User boot mode	<ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) 	<ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) 	Serial programming mode	<ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. • OTP (parallel use possible) 	<ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) 	Description Change	TN-RH8-BxxxxA/E	-										
Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection																																		
User boot mode	<ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) 	<ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) 																																		
Serial programming mode	<ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. (The above three cannot be used in parallel.) • OTP (parallel use possible) 	<ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) 																																		
Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection																																		
User boot mode	<ul style="list-style-type: none"> • SELF ID authentication • OTP (parallel use possible) 	<ul style="list-style-type: none"> • Security level 1 (OCD ID authentication) • Security level 2 (Debug interface connection is prohibited) 																																		
Serial programming mode	<ul style="list-style-type: none"> • ID authentication • Programming commands, block erasure commands, and read commands are prohibited. • Connection of serial programmers is prohibited. • OTP (parallel use possible) 	<ul style="list-style-type: none"> • No function (Debug interface connection is always prohibited.) 																																		
70	2414	RDC3A	26.4.1.4 Required Sensor Selection Function	The DC resolver signal ($E \cdot \sin \theta$, $E \cdot \cos \theta$) which does not contain excitation component can be used by setting the SENS bit in the RDC3AnREF register to 0. When the DC resolver signal is used, the excitation component extraction function is disabled.	The DC resolver signal ($E \cdot \sin \theta$, $E \cdot \cos \theta$) which does not contain excitation component can be used by setting the SENS bit in the RDC3AnREF register to 0. When the DC resolver signal is used, the excitation signal outputs (RDC3AnRSO, RDC3AnCOM) and the excitation component extraction function are disabled.	Additional Description	-	-																												
71	2430	RDC3A	26.4.3.1 Excitation Signal Output (RDC3AnRSO, RDC3AnCOM)	The amplitude of the sine wave signal that is output from the RDC3AnRSO pin is set in the EXOC[1:0] bits in the RDC3AnATMNT0 register. The amplitude of the standard value is $0.4 \times V_{CC}$ [V_p].	The amplitude of the sine wave signal that is output from the RDC3AnRSO pin is set in the EXOC[1:0] bits in the RDC3AnATMNT0 register. The amplitude of the standard value is $0.4 \times V_{CC}$ [V_p]. When operation with a DC resolver is selected (by setting the combination of values as EXIO = 1 and SENS = 0), the excitation signal outputs (RDC3AnRSO, RDC3AnCOM) are disabled.	Additional Description	-	-																												

End of the list