Concerned Products:	**Customer Notification**	Date: June 4, 1998
IE-789136-NS-EM1		NEC-Electronics (Europe) GmbH EAD –Technical Product Support
	Bug Report	Source Doc: SBG-T-0603
		Author: W. Noll M. Kratz
	June 4th, 98	Doc. No.: TPS-LE-B-ST10
1st revision :		Doc. No.:

(A) BUG LIST

Bug No.	Outline	IE-789136-NS-EM1
1	16-bit timer / interval timer restriction	💣
2	8-bit timer / interval timer restriction	💣

✓: No problem

✋: Bug (will be corrected by next version upgrade)

💣: Bug (restriction, not corrected by version upgrade)

(B) BUG DESCRIPTION

Bug No.	**Outline**	**Description**
1	16-bit timer / interval timer restriction	Detail: To use these timer as interval timer, be sure zo carry out the following procedures before rewriting the compare register value in the coincidence interrupt routine for the count value and the 16-bit compare register (CRxx). ① Mask interrupts ② Inhibit the timer output data inversion control (TOCxx) Rewriting the value of the compare register in a state where interrupts are permitted may cause interrupt requests to occur immediately.

Bug No.	Outline	Description
2	8-bit PWM timer (TM80/TM81/TM82) restrictions	Detail restriction 1: To use these timers in interval timer mode, rewrite the value of the compare registers (CR89/CR81/CR82) in a state where the timer operation is inhibited. Rewriting the value of a compare register (CRxx) in a state where the timer operation is permitted may generate coincidence signals immediatley. (In the case that interrupts are permitted, interrupt requests will occur.) Detail restriction 2: These timers do not have a compare register reload function. To use them in PWM mode, therefore, rewriting the value of the compare register (CR80/CR81/CR82) during timer operation may cause the following phenomenom to occur:  Assuming that "B" refers to the value of the compare register (CR80/CR81/CR82) after rewriting and "C" to the value of the original compare register (CR80/CR81/CR82), an attempt to set the compare register value to "B" at the point when the counter value is "A" (A<C, A>B) will cause this cycle to fail to output the waveform.