

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Concerned Products:	Customer Notification		Date: Aug. 30, 1999
μPD789405/6/7 μPD789415/6/7 μPD78F9418			Bug Report
Jan. 28th, 98		Doc. No.: TPS-LE-B-S401	
1 st revision	: June 4th, 98	Doc. No.: TPS-LE-B-S401	
2 nd revision	: Nov. 18th, 98	Doc. No.: TPS-LE-B-S401-1	
3 rd revision	: Aug. 30th, 99	Doc. No.: TPS-LE-B-S401-2	

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(A) BUG LIST

Bug No.	Outline	uPD78F9418				uPD789405/6/7 uPD789415/6/7	
		DS V1.0 xxxxlxxxx	DS V1.1 xxxxlxxxx	DS V2.0 NOTE 1	ES V2.1 xxxxlxxxx	DS V1.0	DS V2.0 NOTE 1
1	Serial / general purpose port switch over	☞	☞	✓	✓	☞	✓
2	Read data from UART	☞	☞	✓	✓	☞	✓
3	Flash Writing / Firmware Bug	☞	☞	✓	✓	✓	✓
4	16-bit timer / interval timer restriction	☹	☹	☹	☹	☹	☹
5	8-bit timer / interval timer restriction	☹	☹	☹	☹	☹	☹
6	STOP mode release restrictions			☞	✓	✓	✓
7	uPD78F9418A ES2.1 restrictions				☹		

✓: No problem

☞: Bug (will be corrected by next version upgrade)

☹: Bug (restriction, not corrected by version upgrade)

Note 1: uPD78F9418 (Ver. 2.0) products will be named uPD78F9418A.

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(B) BUG DESCRIPTION

Bug No.	Outline	Description
1	Serial / general purpose port switch over	<p>Details</p> <p>Three wire serial I/O mode If the operation is suspended (CSIE=0 write) while the system is transmitting/receiving data in three-wire SIO, or if the operation enable flag is cleared (CSIE=0 write) when the system is not performing transmission/reception, SO0's dual-purpose output port cannot be used as a general-purpose output port.</p> <p>Provisional Remedy: Do not clear the CSIE flag until the transmission/reception has ended. When ending the three wire SIO mode, send "FFH" first, before clearing the CSIE flag. Or, send "FFH" in the UART mode before clearing the transmission operation enable flag (TXE). Example 1: Three-wire SIO transmission</p> <pre style="margin-left: 40px;"> MOV CSIM0, #02H MOV BRGC, #00H MOV ASIM, #00H MOV TXS, #0FFH CLR1 CSIE </pre> <p>Upon writing data into TXS, the SO pin immediately turns high (after 4 clocks). However, the clocks are transmitted to the SCK clock pin.</p> <p>Example 2: UART transmission</p> <pre style="margin-left: 40px;"> MOV CSIM0, #00H MOV BRGC, #00H MOV ASIM, #80H MOV TXS, #0FFH CLR1 TXE </pre> <p>The SO pin turns Hi after 16 to 32 clocks after writing data into TXS. With this method, the SCK pin remains Low.</p> <p>UART mode If the operation is suspended (TXE=0 write) while the UART system is transmitting data, TXD's dual-purpose output port cannot be used as a general-purpose output port.</p> <p>Provisional Remedy: Do not write "0" into the transmission operation enable flag (TXE) while data is being transmitted in the transmission operation enable (TXE=1) state. When switching over to the general-purpose output port, clear the transmission operation enable flag at the point when the data transmission is completed. Example to switch over to the general-purpose output port after UART transmission is ended:</p> <pre style="margin-left: 40px;"> MOV CSIM0, #00H MOV BRGC, #40H ; Baud rate:9600 bps MOV ASIM, #88H ; Data length: 8 bits; one stop bit; no parity WAIT: BF STIF, SWAIT CLR1 TXE </pre>

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Bug No.	Outline	Description		
2	Read data from UART	<p>Details</p> <p>Do not read the RXB register immediately after occurrence of a reception interrupt, because an overrun error may occur.</p> <p>Instead of this, wait several clock cycles as indicated in the "Clock Count Until RXB Read" table shown below, before reading RXB register!</p>		
		Clock Count Until RXB Read		
		BRGC setting	Transfer rate @ 4.9152 MHz	High speed PCCI = 0
		00H	153.6Kbps	0
		10H	76.8Kbps	0
		20H	38.4Kbps	0
		30H	19.2Kbps	7
		40H	9.6Kbps	23
		50H	4.8Kbps	55
		60H	2.4Kbps	119
		70H	1.2Kbps	247
		80H	<p>In the case of an external clock, make sure that the waiting time is satisfying the following expression:</p> $EXCL1(Hz) > f_{CPU}(Hz) / (9 \text{ clocks} + X \text{ clocks})$ <p>The external clock frequency EXCL1 is "the transfer rate multiplied by 2", f_{CPU} is the CPU's operating frequency. Nine clocks result because the interrupt processing is starting one clock after the occurrence of the interrupt and eight clocks are used for the interrupt processing. "X clocks" refers to the clock count until the reading is over. The timing of reading the RXB register in the interrupt routine varies from one application to another.</p> <p>Example, the CPU operates at 1MHz by inputting 4.8KHz clocks from EXCK1:</p> $4.8KHz > 1MHz / (9 + X)$ $X > (1MHz / 4.8KHz) - 9$ $X > 199.3$ <p>Accordingly, reading the RXB register in the interrupt routine must be performed after 200 clocks.</p>	

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics


Bug No.	Outline	Description
3	Flash Writing / Firmware Bug	<p>Details</p> <p>If you select one of the following modes when the flash memory is in Write mode, the P01 pin, which is a input/output port, will output the LOW level.</p> <ul style="list-style-type: none"> • UART mode • Three-wire serial- I/O mode • Pseudo three-wire serial I/O mode (when using P40/P41/P42) <p>These problems are caused by software bugs in the firmware for flash writing.</p>

Bug No.	Outline	Description
4	16-bit timer / interval timer restriction	<p>Detail: To use these timer as interval timer, be sure to carry out the following procedures before rewriting the compare register value in the coincidence interrupt routine for the count value and the 16-bit compare register (CRxx).</p> <ol style="list-style-type: none"> ① Mask interrupts ② Inhibit the timer output data inversion control (TOCxx) <p>Rewriting the value of the compare register in a state where interrupts are permitted may cause interrupt requests to occur immediately.</p>

Bug No.	Outline	Description
5	8-bit timer restriction	<p>Detail: When using these timers, rewrite the value of the compare register (CRxx) in a state where the timer operation is inhibited. Rewriting the value of the compare register (CRxx) in a state where the timer operation is permitted may generate coincidence signals immediately. (In the case that interrupts are permitted, interrupt requests will occur.)</p>

Bug No.	Outline	Description
6	Stop mode release restrictions for flash device	<p>Detail:</p> <p>To use the flash device in stop mode, be sure to release the stop mode with a vector interrupt, not only with the request flag. For a detailed restriction description see the Attachment 1.</p> <p>An interrupt, which does not jump to a vector after stop mode is released results in runover after STOP is released.</p>

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics


Bug No.	Outline	Description
7	uPD78F9418A ES2.1 restrictions	<p>Detail:</p> <p>1: Restrictions</p> <p>The samples we are sending to your company are ES level. Therefore, NEC does not guarantee their reliability. Please use these samples for function verification only.</p> <p>2: Writing to flash memory</p> <p>Set the flash memory write/erease VPP voltage of this product to 10.3V with the flash programmer.</p> <p>→ As a result of this restriction, samples marked with the manufacturing classification "K" onwards should be set to VPP=10.0V.</p> <p>Manufacturing classification is shown on the device lot number markings as indicated below.</p> 

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Attachment 1

Example of operation where jump to vector does not occur after STOP releasing.

(When STOP instruction exists at address (n-1))



The diagram shows that the pre-charge signal does not occur and "FF" remains output since flash does not output data B.

After releasing STOP, the next instruction "Instruction 1" becomes "FF" since vector is not jumped to, and unstable operation occurs since "FF" has not been mapped.

→ When vector is jumped to after releasing STOP, data B is not used as an instruction and Instruction 1 is processed as vector operation, therefore, the problem does not occur.