

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

<b>Concerned Products:</b>  μPD789044/6 μPD78F9046	<b>Customer Notification</b>		Date: November 17, 1999
			NEC-Electronics (Europe) GmbH EAD –Technical Product Support
	<b>Bug Report</b>		Source Doc: SBG-T-0603 SBG-T-1641-2
			Author: M. Kratz C. Menkens
	June 26th, 98	Doc. No.:	TPS-LE-B-S046
1 <sup>st</sup> revision	: August 30 <sup>th</sup> , 99	Doc. No.:	TPS-LE-B-S046-1
2 <sup>st</sup> revision	: Nov. 17 <sup>th</sup> , 99	Doc. No.:	TPS-LE-B-S046-2

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

**(A) BUG LIST**

Bug No.	Outline	μPD789044/6	μPD78F9046
1	16-bit timer / interval timer restriction	☹	☹
2	8-bit timer / interval timer restriction	☹	☹
3	16-bit timer 90 restriction	☹	☹

- ✓: No problem
- ☹: Bug (will be corrected by next version upgrade)
- ☹: Bug (restriction, not corrected by version upgrade)

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

**(B) BUG DESCRIPTION**

Bug No.	Outline	Description
1	16-bit timer / interval timer restriction	<p>Detail: To use these timer as interval timer, be sure to carry out the following procedures before rewriting the compare register value in the coincidence interrupt routine for the count value and the 16-bit compare register (CRxx).</p> <p>① Mask interrupts</p> <p>② Inhibit the timer output data inversion control (TOCxx)</p> <p>Rewriting the value of the compare register in a state where interrupts are permitted may cause interrupt requests to occur immediately.</p>

Bug No.	Outline	Description
2	8-bit PWM timer (TM80/TM81/TM82) restrictions	<p><u>Detail restriction 1:</u> To use these timers in interval timer mode, rewrite the value of the compare registers (CR89/CR81/CR82) in a state where the timer operation is inhibited. Rewriting the value of a compare register (CRxx) in a state where the timer operation is permitted may generate coincidence signals immediately. ( In the case that interrupts are permitted, interrupt requests will occur.)</p> <p><u>Detail restriction 2:</u> These timers do not have a compare register reload function. To use them in PWM mode, therefore, rewriting the value of the compare register (CR80/CR81/CR82) during timer operation may cause the following phenomenon to occur:</p> <p>If a value is written to a compare register (CR8x), a high level may be output for the next one cycle (count pulse x 256). This phenomenon occurs only if a value smaller than the value of TM8x is written to CR8x.</p>

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Bug No.	Outline	Description
3	16-bit timer 90 restriction	<p>When this timer is used under the following conditions, the timer output function and timer interrupt function cannot be used.</p> <p>Condition: Timer clock: Subclock fXT            CPU clock: Subclock fXT            Main clock: Stopped            BZOE90 : "0" (no buzzer output)</p> <p>Measures if the main clock is stopped to lower the current consumption and subclock is selected as the clock of this timer to release the halt mode.</p> <p>Perform the following settings:</p> <p>Timer clock: Subclock fXT            CPU clock: Subclock fXT            Main clock: Stopped            BZOE90 : "1" (buzzer output enabled)</p> <p>When the port mode register and output latch of a pin are multiplexed with buzzer output are "0", a waveform is output from multiplexed pin. To take the above measures, take either of the following measures:</p> <ul style="list-style-type: none"> <li>- Set the buzzer output multiplexed pin in input mode.</li> <li>- If the buzzer output multiplexed pin cannot be set in the input mode, set the value of the port latch to "1". (The buzzer output multiplexed pin output "H").</li> </ul> <p>This operation is explained in detail on <b>Attachement 1</b></p>

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Attachement 1

The following table shows the operation to be performed in each timer operation status.


	Count Clock	CPU Clock	System Clock		BZOE90	Capture	TM90 Read	Buzzer Output	Timer Output	Timer Interrupt	
			Main clock	Sub clock							
(1)	$fx/2^2$ , $fx/2^6$ , $fx/2^7$	Main	Oscillation	Oscillation /stop	1/0	O	O <sup>Note</sup>	O/X	O	O	
(2)			Sub	Oscillation		Oscillation	O	X	O/X	O	O
(3)		Stop		Oscillation		X	X	X	X	X	X
(4)	fxt	Main	Oscillation	Oscillation	0	O	O	X	O	X	
(5)					1	X	X	O	O	O	
(6)					Stop	1/0	X	X	X	X	X
(7)			Stop (STOP mode)	Oscillation	0	X	X	X	X	X	
(8)					1	X	X	O	O	O	
(9)					Stop	1/0	X	X	X	X	X
(10)		Sub	Oscillation	Oscillation	0	O	O	X	O	O	
(11)					1	X	X	O	O	O	
(12)			Stop			0	X	X	X	X	X
(13)						1	X	X	O	O	O

O...Operable, O/X...Depends on BZOE90, X...Inoperable

Note Possible only when CPU clock is in high-speed mode

[Reason that interrupt and timer output are not operable in condition (12) above]

If the subclock is selected as timer clock with BZOE90= "0" as shown in the following block diagram, the subclock synchronized with the main clock is selected as the count clock of the 16-bit timer register. If the main clock is stopped at this time, therefore, the subclock is also stopped. As a result, the timer does not operate (neither does an interrupt occur).



Block Diagram of 16-bit Timer