

Concerned Products:	Custome	er Notification	Date: 16 August 2000
μ ΡD784214			NEC-Electronics (Europe) GmbH EAD – Technical Product Support
μ ΡD784214Υ			Source Doc:
μ PD784215	-	D (SBG-T-0483
μ PD784215 Υ	Bug	l Report	SBG-T-0504
μ ΡD784216 μ ΡD784216 Υ			SIF-T-?? (TQ-TH970820/1) SIF-T-10395 (TQ-TH971215/2)
μ PD78F4216 μ PD78F4216			SBG-T-0619
μΡD78F4216Υ			SBB-T-12655 SBG-T-2079
			SBG-T-13641
μ ΡD784214A			NN
μ ΡD784214AY			Author: A. Twardy
μ ΡD784215A			
μ PD784215AY			
μ ΡD784216A μ ΡD784216A Υ			
μ PD78F4216A μ PD78F4216A			
μ PD78F4216AY			
μ ΡD784217			
μ ΡD784217Υ			
μ ΡD784218			
μΡD784218Υ			
μ ΡD78F4218 μ ΡD78F4218 Υ			
μ ΡD784217A			
μ ΡD784217AY			
μ ΡD784218A			
μ ΡD784218ΑΥ			
μ PD78F4218A			
μ ΡD78F4218AΥ			
Date of initial issue:	5 th Feb. 98	Doc. No.:	TPS-LE-B-4217

(A) BUG LIST

Bug No.	Outline		μ PD784214 ^{Note4} μ PD784214Y				μ PD784215 ^{Note4} μ PD784215Y		•			μ PD78F4216 μ PD78F4216 Υ								
		Rev.	1.0			2.0	2.2			2.0	2.2			ES1.0	ES1.1	ES2.1	ES2.4	2.1	2.4	
		Standard	К	E		к	E			К	Е	Р		I	I	I	I	к	E	
1	IDLE mode release		my.	m².		m.	<u>wy</u>	M.		mit and	m.	m.		my.	m3	my.	Ψ¥.	my.	W.	
2	ADC initial conversion re	esult	€ [%]	€ [™]		€ [%]	● [%]	● [%]		6 **	€ [%]	6 **		* *	€ [%]	● [™]	€ [%]	6 **	€×	
3	ADC conversion result a	ifter stop	● [%]	€ [%]		€ [%]	6 **	6 **		6 **	€ [%]	6 **		€ [%]	€ [%]	*	€ [%]	€ [%]	€ [™]	
4	I2C restart procedure No	te1	mg.	W.		m.	W.S.	m²		m.	W.	mir Mir		my.	W.	W.S.	my.	W.	W.	
5	Low power consumption	n mode ^{Note2}	1	1		✓	1	1		~	1	~		my.	W.	my.	m.	mg.	W.	
6	TIMER compare registe	r access ^{Note3}	M.	m3		my.	W.	W.		M3	M3	WS.		WY.	W3	W.S.	W3	W.	mis Mis	
7	Restrictions and remark	(S	~	1		✓	1	1		✓	1	1		my.	W.	WY.	m.	W.	mit a	

✓ : No problem

• Bug (restriction, not corrected by version upgrade)

Note1: Applicable for μ PD784216Y subseries only.

Note2: In 78F4216A/F4216AY, it will be corrected.

Note3: In 784214A/4215A/4216A/F4216A, it will be corrected.

Note4: The actual Mask-Level of the devices will be given in the next version of the Bug Report. In case of unclearness please ask NEC-EE EAD-TPS

*) For the Revision History please refer to point (C)

Bug No.	Outline		μ ΡD7 μ ΡD7	μ PD784214A ^{Note2} μ PD784214AY					μ ΡD7 μ ΡD7	μ PD784216A ^{Note2} μ PD784216AY		μ ΡD78 μ ΡD78	μΡD78F4216A μΡD78F4216AΥ							
		Rev.	1.0			1.0			1.0			ES1.0	ES1.1	ES1.2	CS	CS	ES1.6	ES2.6	ES3.1	CS3.1
		Standard	К			К			К			I	к	E	К	E	Р	Р	х	Х
1	IDLE mode release		✓	1		✓	1		✓	1		1	1	1	1	1	1	1	1	 ✓
2	ADC initial conversion	result	€ [%]	● [%]		€ [%]	*		€ [%]	*		€ [%]	€ [™]	*	€ [%]	6 **	€ [™]	€ [%]	€ [%]	* *
3	ADC conversion result	after stop	€ [%]	● [%]		€ [%]	6 **		● [%]	*		€ [%]	● [%]	● [%]	6 **	● [™]	6 **	● [%]	€ [%]	€ [%]
4	I2C restart procedure N	ote1	1	1		1	1		1	1		my.	W.	1	₩¥	1	1	1	1	1
5	Low power consumptio	n mode	1	1		1	1		✓	1		1	1	1	1	1	1	1	1	1
6	TIMER compare registe	er access	N ote 3	Note3		Note3	N ote 3		N ote 3	N ote 3		my.	WY.	Note3	m	Note3	Note3	Note3	Note3	Note3
			1	1		1	✓		✓	1		_		 ✓ 		 ✓ 	1	1	1	✓
7	Restrictions		✓	1		1	1		1	1		mz.	my.	W.	m3	W.S.	mit .	my.	mis .	mis .

✓ : No problem

♥: Bug (will be corrected by version upgrade)

• Bug (restriction, not corrected by version upgrade)

Note1: Applicable for µPD784216AY subseries only.

Note2: The actual Mask-Level of the devices will be given in the next version of the Bug Report. In case of unclearness please ask NEC-EE EAD-TPS

Note3: 3.1 To rewrite the compare register when the 8-Bit timers are cascaded, stop both the high-order and the low-order timer.

3.2. If the compare register is read while the 8-bit timer is used in the PWM mode the value written to the master register is read. The compare register has a double buffer configuration, consisting of a master and a slave register. A value set in the program to the compare register is written to the master register. This value is loaded from the master register to the slave register if the value of the timer coincides with that of the slave register. Therefore the compare value is read from the master register to establish coincidence at the next timing.

Bug No.	Outline			84217 ^{Note2} 84217Y	μ ΡD78 μ ΡD78	4218 ^{Note2} 4218Y	μ PD78F4218 μ PD78F4218 Υ				
		Rev.	1.0		1.0		ES1.101	ES1.123	ES1.2		
		Standard	к		к		I	I	I		
1	IDLE mode release		m3		1993 1993		m.	2	W.		
2	ADC initial conversion re	esult	€ [%]		€ [%]		€ [™]	€ [™]	* *		
3	ADC conversion result a	after stop	€ [%]		€ [%]		* *	€ [™]	* *		
4	I2C restart procedure No	ote1	mg.		m.		my.	m²	mz.		
5	Low power consumption mode		1		 Image: A start of the start of		m3	W.	mz.		
6	TIMER compare register access		mg.		mg.		mit and a second	mg.	mit .		
7	Restrictions		1		1		W.	W.S.	W.		

✓ : No problem

♥: Bug (will be corrected by version upgrade)

• Bug (restriction, not corrected by version upgrade)

Note1: Applicable for µPD784218Y subseries only.

Note2: The actual Mask-Level of the devices will be given in the next version of the Bug Report. In case of unclearness please ask NEC-EE EAD-TPS

Bug No.	Outline			μ PD784217A ^{Note1} μ PD784217AY		18A ^{Note1} 18AY		8F4218/ 8F4218/		
		Rev.					ES1.4	CS1.4	CS1.4	
		Standard					к	К	E	
1	IDLE mode releas	e	✓ 		✓		~	 ✓ 	✓	
2	ADC initial convers	sion result	€ [×]		€ [%]		€ [%]	* *	6 %	
3	ADC conversion result after stop		€ [×]		€ [%]		€ [%]	* *	6 %	
4	I2C restart proced	ure	✓		1		1	1	1	
5	Low power consur	mption mode	✓		√		1	1	1	
6	TIMER compare r	egister access	Note2		Note2		Note2	Note2	Note2	
7	Restrictions		✓		1		W.S.	mz.	1993 1993	

✓ : No problem

♥: Bug (will be corrected by version upgrade)

• Bug (restriction, not corrected by version upgrade)

Note1: The actual Mask-Level of the devices will be given in the next version of the Bug Report. In case of unclearness please ask NEC-EE EAD-TPS

Note2: 2.1 To rewrite the compare register when the 8-Bit timers are cascaded, stop both the high-order and the low-order timer.

2.2. If the compare register is read while the 8-bit timer is used in the PWM mode the value written to the master register is read. The compare register has a double buffer configuration, consisting of a master and a slave register. A value set in the program to the compare register is written to the master register. This value is loaded from the master register to the slave register if the value of the timer coincides with that of the slave register. Therefore the compare value is read from the master register to establish coincidence at the next timing.

(B) BUG DESCRIPTION

Bug No.	Outline	Description
1	Cancelling the IDLE mode may cause a wait during the oscillation stabilization time that has been set by oscillation stabilization time specification register (OSTS).	<u>Details</u> When a contention occurs between the execution of an IDLE mode instruction and an interrupt to release the IDLE mode, STOP mode is released after executing STOP mode, rather than IDLE mode being released after executing IDLE mode as it should. Therefore, despite the fact that the program has set the IDLE mode, this bug results in a wait for the length of oscillation stabilization time that is set by the oscillation stabilization time register (OSTS), when cancelling this mode. Normally, when cancelling the IDLE mode, there is no need to
		wait for the duration of the oscillation stabilization time. Specifically, when the bug occurs, an operation as shown in the following timing chart is performed.
		System clock *1
		Bug occurrence Standby mode signal *2 IDLE mode STOP mode Standby release signal *3 Standby signal 0
		Standby signal [®] ^{*4} System clock trailing edge: Determined to be STOP mode at this time. Normal operation
		Standby mode signal *2 Standby release signal *3 Standby signal ① *4
		Standby signal ② *4 Because of the high levelof both standby signals during the high period of the system clock, this becomes IDLE mode.
		 *1: Internal system clock *2: The signal notifying entry to entering each standby mode, While the system clock is high, the values of standby signals ① and ② are latched, and signals to select which standby mode to enter are created. *3: The standby mode release signal created by the microprocessor by inputting the standby mode release factor. *4: STOP mode: Signal ① = 1, Signal ② = 0 HALT mode: Signal ① = 0, Signal ② = 1 IDLE mode: Signal ① = 1, Signal ② = 1



Bug No.	Outline	Description
1	(continuation)	<u>Description of timing chart</u> First, standby signal ① and ② is changed by executing the IDLE instruction. Then, while the system clock has high level, the values of standby signals are latched. Selection of the standby mode to enter is set by falling edge of the system clock. The standby mode signal is placed in IDLE mode if the standby signals ① and ② are high level respectively while the system clock is high. The bug is generated when the standby mode release interrupt occurs
		after the standby mode instructions (MOV STBC, #byte) and immediately before the falling edge of the initial system clock. Because of the time difference generated after the standby release interrupt until the signals ① and ② are cleared, the system is placed in the STOP mode signal status when the system clock falls, which is neither IDLE mode nor normal mode. Consequently, the system is determined to be in the STOP mode, thus resulting in the wait for the duration of oscillation stabilization time upon cancellation of the standby.
		 <u>Workaround</u> Unfortunately, it is impossible to take perfect countermeasures in software. As it was explained above, in order to stop this bug from occurring, it is necessary to make sure that the external interrupts and input to the IDLE instruction do not conflict with each other. So it is recommended, when using the IDLE mode, to shorten the value of the oscillation stabilization time, which is set by the OSTS register. This bug doesn't occur unless an external interrupt is generated during the short time of about 0.1 ns when executing the IDLE instruction. Therefore, the rate of occurrence is considered extremely low.



Bug No.	Outline	Description
2	The initial conversion result immediately after the A/D conversion operation startup may not satisfy the specification.	<u>Details</u> Immediately after the A/D conversion is started, the reference voltage of the A/D converter is unstable. The normal operation of the sampling circuit being controlled is affected by this voltage, thus increasing the conversion error. Because the conversion error at this time cannot be confirmed due to differences in conversion speed and uneven product quality, etc., the conversion result becomes an undefined value. <u>Workaround</u> Do not use the initial result (contents of ADCR register) immediately after the A/D converter is started. Instead, use the second or later conversion results subsequently generated (ref. to the diagram below). When the A/D conversion end interrupt (INTAD) of the initial conversion occurs, either accept it or clear the appropriated interrupt request flag ADIF.
3	If the conversion result is read after halting the A/D conversion operation, the value may be undefined.	<u>Details</u> If the timing for the A/D conversion end conflicts with that for halting the A/D conversion operation, an undefined value is stored into the ADCR. Reading the conversion result afterwards will result in reading an undefined value. <u>Workaround</u> Read the A/D conversion result register ADCR while the A/D converter is operating. When reading the conversion result after halting the A/D conversion, make sure that timing for halting A/D conversion does not conflict with that for the end of the A/D conversion.



Bug No.	Outline	Description
4	Using the I ² C restart condition causes a faulty address transfer.	Details If the transfer address is set to the shift register (IIC0) immediately after the (re)start is set (STT = 1), the transfer address will be sent simultaneously by rising edge of the serial clock (SCL). The serial clock is at low level normally before a restart condition will be set, due to the preceded address/data transfer. To generate a (re)start condition the serial clock (SCL) has to be first on high level (recessive state). By falling edge of the SDA line, when SCL has high level, the (re)start condition can be detected. Afterwards the SCL line will fall to low level and the slave address can be transferred by normal operation. Now, if the slave address is written into the shift register (IIC0) immediately after the start condition trigger (STT0) is set, the rising edge on the SCL line resulting in data output before the start condition is set. This causes the bug. Workaround The transfer address must be set after the confirmation of start condition detection (STT=0, STD = 1). Image: STT0 = 1 NO STT0 = 1 NO STD0 = 1 NO STD0 = 1 NO STD0 = 1 NO Write transfer address to IIC0 register. IIC0 register.



Bug No.	Outline	Description
5	The low power consumption mode, where the device operates by sub-system clock, cannot be used.	DetailsOnly flash devices are concerned by this bug.The problem is caused by the integrated charging pump, which is needed for reading the flash memory. At higher temperature a malfunction occurs, and the CPU cannot fetch the program code from the flash memory correctly. Therefore the program execution becomes undefined.Workaround No.Do not use the low power consumption mode for flash devices.
		Just the operation at room temperature (about 25°C) is permitted, in order to carry out an evaluation for revised devices.



Bug No.	Outline	Description
6	Timer compare register access while corresponding timer register matches	<u>Details</u> The Bugs described below concern all 8-Bit Timers of the μ PD784216/4216Y subseries. In detail the timers concerned are Timer 1, 2, 5, 6, 7 and Timer 8.
		6.1 Interval timer mode Writing to a compare register while the corresponding timer register matches does not generate an interrupt request. Under conditions like above the timer register is not cleared in the "Timer Clear & Start" mode.
		6.2 Square wave output mode Writing to a compare register while the corresponding timer register matches does not invert the output signal of the timer output.
		Please refer to the timing diagrams shown below.
		Please note, however, that the timing charts below are schematic representations of operations and therefore do not indicate a precise operation timing.
		Normal operation
		Count clock Count (00H) Count (00H) <thcount (00h)<="" th=""> <thcount (00h)<="" th=""></thcount></thcount>
		Please note, however, that the timing charts below are schematic representations Bugtopeutinencend@naremade doat
		Count clock
6	Timer compare register	6.3 PWM output mode




Bug No.	Outline	Description
	access while corresponding timer register matches (continuation)	The compare registers of the concerned timers consist of two buffers the master and the slave register. The simplified diagram is show below.
	(continuation)	 Master register latch signal Master register latch signal In PWM mode the data transfer from the master to the slave register is performed when an overflow occurs. This bug occurs when performing a data transfer from the concerned master register to the slave register when an overflow occurs in an attempt to rewrite the value of the master register, thus damaging the data to be transferred. The description of the bugs are in detail as following: 6.3.1 Writing to a compare register while the corresponding timer register matches does not change the output signal of the timer to the inactive level. 6.3.2 Writing to CRn0 (master register) once and then writing again when the corresponding timer register (TMn) overflows causes an undefined value to be transferred to CRn0 (slave register). 6.3.3 Reading the compare register when an overflow of the corresponding timer occurs stops the transfer of data form CRn0 (master register) to CRn0 (slave register). 6.3.3 Reading the compare register when an overflow of the corresponding timer occurs stops the transfer of data form CRn0 (master register) to CRn0 (slave register). 6.3.4 Reading the compare register when an overflow of the corresponding timer occurs stops the transfer is performed when overflow of the timer occurs.
	Timor compore register	Normal operation as PWM timer Count clock
6	Timer compare register access while corresponding timer	Bug occurrence in PWM timer mode (6.3.1)



Bug No.	Outline	Description
	register matches (continuation)	Count clock
		Bug occurrence in PWM timer mode (6.3.2)
		Count clock
		Bug occurrence in PWM timer mode (6.3.3)
		Count clock
		TOn ··· does not reach the inactive level
6	Timer compare register access while corresponding timer register matches	<u>Workaround</u> In general the countermeasure is to avoid writing to the compare register by coincedence between timer register and compare register. This can be



Bug No.	Outline	Description
	(continuation)	realised by using the interrupt processing (INTTMn) of each timer.
		In the cases mentioned under 6.1 and 6.2
		Use the interrupt which is generated by coincedence between the timer register and the compare register. This interrupt should be used to write to the compare register before the next coincedence occurs.
		In the cases mentioned under 6.3.1, 6.3.2 and 6.3.3
		Use the interrupt which is generated when the overflow of the timer occurs. In this interrupt process avoid the correspondences between the timer register, the compare register and the next timeroverflow.
		Another countermeasure for all bugs mentioned under 6, is to stop the timer operation once before resuming it.



Bug No.	Outline	Description	
7	Restrictions and remarks	7.1 Details Only the devices with on-chip restrictions.	flash memory are concerned by these
		<u>7.1.1</u>	
		before erasing can be perform guaranteed. Please note, that	memory need a PREWRITE with 00 (HEX) ned. Single Block operation is not t the operation at 24 hours a day of the ne limitation of not guaranteed 24 hours ed by version upgrade
		7.1.2 Devices 78F4216/18(Y) ES1.123, ES1.2, ES2.1, ES2,	with revisions ES1.0, ES1.1, ES1.101, <u>4</u>
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: subclock:	2.7V to 5.5V 10V +/- 0.3V
		7.1.3 Devices 78F4216A(Y) w	vith revisions ES1.0, ES1.1, CS (RANK "K")
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: ECC function:	-10 to +60 deg C (Flashmacro 6.5) +10 to +40 deg C 2.7V to 5.5V 10.3V +/- 0.3V : 1 *) 5 times but no guarantee for ES-samples 10 years but no guarantee for ES-samples not implemented on chip
		7.1.4 Devices 78F4216A(Y) w	vith revisions ES1.2 and CS (RANK "E")
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention:	-40 to +85 deg C (Flashmacro 7.0, 7.1) +10 to +40 deg C 2.2V to 5.5V 10.0V +/- 0.3V : 1 *) 20 but no guarantee for ES-samples 10 years but no guarantee for ES-samples
		7.1.5 Devices 78F4216A(Y) w	vith revisions ES1.6 and ES2.6
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention:	-40 to +85 deg C (Flashmacro 7.7) +10 to +40 deg C 1.9V to 5.5V 10.0V +/- 0.3V
		-	



Bug No.	Outline	Description	
7	Restrictions and remarks (continuation)	7.1.6 Devices 78F4216A(Y) w Operating temperature: Programming temperature:	-40 to +85 deg C (Flashmacro 8.5) +10 to +40 deg C
		Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: 24 hours operating: writeback-function:	 1.9V to 5.5V 10.0V +/- 0.3V 1 *) 20 but no guarantee for ES-samples 10 years but no guarantee for ES-samples no guarantee due to ES-samples is needed
		7.1.7 Devices 78F4216A(Y) w	vith revisions CS3.1 (RANK "X")
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: 24 hours operating: writeback-function:	-40 to +85 deg C (Flashmacro 8.5) +10 to +40 deg C 1.9V to 5.5V 10.0V +/- 0.3V 10 guaranteed is needed
		7.1.8 Devices 78F4218A(Y) w	vith revisions ES1.4 (RANK "K")
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: 24 hours operating: writeback-function:	-40 to +85 deg C (Flashmacro 8.2) +10 to +40 deg C 1.9V to 5.5V 10.0V +/- 0.3V 1 *) 20 but no guarantee for ES-samples 10 years but no guarantee for ES-samples no guarantee due to ES-samples is needed
		7.1.9 Devices 78F4218A(Y) w RANK "E"	vith revisions CS1.4 and the RANK "K" or the
		Operating temperature: Programming temperature: Operating voltage: Programming voltage: Programming cycles in a row: Number of W/E cycles: Data retention: 24 hours operating: writeback-function:	-40 to +85 deg C (Flashmacro 8.2) +10 to +40 deg C 1.9V to 5.5V 10.0V +/- 0.3V 1 20 10 guaranteed is needed
		*) Two times programming is successful.	only needed if the first programming is not



Bug No.	Outline	Description
- U	Outline Restrictions and remarks (continuation)	Description 7.2 Details concerning Flashprogramming 7.2.1 Remarks using FlashProII For programming the following devices a FlashProII version 2.35 or higher is needed, due to a change in the programming sequence. Devices: 78F4216A(Y) with the revisions ES1.0, ES1.1, ES1.2 and CS (with rank K and E) 7.2.2 Remarks using FlashMaster (for all version lower than V2.00) For programming the following devices a FlashMaster version 2.00 or higher is needed, due to a change in the programming voltage (10.3V). Devices: 78F4216A(Y) with the revisions ES1.0, ES1.1 and CS (with rank K) 7.2.3 Restrictions using FlashMaster V2.00 For programming the following devices a FlashMaster version V2.00 can only be used with restrictions. Devices: 78F4218A (Y) revision ES1.4 and devices 78F4216A(Y) revision ES3.1. The restrictions are caused by some changes in the programming algorithm. If the FlashMaster V2.00 is used to program the devices above the correct programming can not be guaranteed. For testing and evaluation purpose only the devices may be erased by using the block-mode, therefore the EPV command can not be used. Erasing, programming and verifying has to be performed manually. Please, do not use the writeback-function of the FlashMaster V2.00 due to incorrect implementation.
		<u>Workaround</u> For all restrictions listed under point 7.x.x there are no workarounds.

(C) Revision history

No.	Outline	Description	
1.	1. Updates from Doc. No.: TPS-LE-B-4215 to Doc No: TPS-LE-B-4216	1.1.1	Correction of typing error concerning point 7.1.9. The expression "(RANK "E")" was replaced by "(RANK "K")".
		1.1.2	Correction of typing error concerning the overview table on page 5. The standard of 78F4218A CS1.4 was changed from E to K.
		1.2	The explanation concerning the "24-hour operating" was adapted.
2.	Updates from Doc. No.: TPS-LE-B-4216 to Doc No: TPS-LE-B-4217	1.1	Addition of 78F4218A devices with the RANK "E" related to point 7.1.9.
		1.2	Correction of "24-hour operating" limitation due to new test results, related to point 7.1.9.
		1.3	Correction of the BUG described under point 1 of the BUG LIST (1. Idle mode release). The bug has been removed on all A-Type devices of the 78421xA series.