


Concerned Products:	Customer Notification		Date: March 2nd, 1999	
16F15 1615			NEC-Electronics (Europe) GmbH EAD -Technical Product Support	
1616	Bug	g Report	Source Doc: EEUD-BR-0001 (TM5 – interrupt)	
			Author: A. Wohlfahrt	
Date of initial issue:	Jan. 21 <sup>st</sup> , 99	Doc. No.:	TPS-LE-B-01615	
1 <sup>st</sup> revision :	Mar. 2 <sup>nd</sup> , 99	Doc. No.:	TPS-LE-B-01615-1	
2 <sup>nd</sup> revision :		Doc. No.:		
3 <sup>rd</sup> revision :		Doc. No.:		



# (A) BUG LIST

Bug No.	Outline	uPD16F15			uPD1615 / 1616		
140.		ES V1.0	CS V1.0			ES1.0	
		xxxxInnnn	xxxxKnnnn				
1	Flash memory characteristics	<b>6</b> %	**			no Flash	
2	AD Converter	<b>6</b> %	<b>6</b> %			<b>6</b> %	
3	VAN UDL	<b>6</b> %	W.F.			W.	
4	Timer 5n – data match	<b>6</b> **	<i>(ii)</i>			<b>(ii)</b>	
5	Timer 5n – interrupt	<b>6</b> %	W.				

√: No problem

Bug (will be corrected by next version upgrade)

**Bug** (restriction, not corrected by version upgrade)

## (B) BUG DESCRIPTION

Bug No.	Outline	Description					
1	Flash memory characteristics	Details  These products do not satisfy the specification with respect to the number of write / erase cycles.					
			Number of W/E Times	Operating Temperatur e	Temperatur e for Rewriting	Data Retention Time	
		Target spec	20 Times	-40 to + 85	0 to 40	10 years	
		V1.0 ES	5 to 20 Times	-40 to +85	25	No general guarantee!	
		V1.0 CS	1 Time	-40 to + 85	10 to 40	No general guarantee! A check of the application with the engineering side is necessary!	
		For a data retention of 10 years it is necessary to observe that VPP is 10.3V, that pre-write is disabled and that the device will be not erased.  The following caution items apply when using the Flashpro2 (Ver. 2.1): <1> Set erase time to 0 seconds.    Select erase time from option on the setting command and set to 0 sec. <2> Set pre-write to off.    The pre-write set window is displayed when you press ctl + shift + graph + p. Click OFF to clear (default is ON).					
		The following caution items apply when using the <b>FlashMaster</b> (Ver. 1.1 and V2.0):  <1> Set erase time to 0 seconds.     Select setup from device menu and set the erase time to 0 in the advanced folder.  <2> Set pre-write to off.     Select setup from device menu and disable the pre-write in the erase part of the advanced folder.					



2	A/D Converter	Details
2a		When starting the A/D conversion with the ADCS0 bit set to "1", the first A/D conversion value may be quite different from the expected value. Thus, use one of the following conversion values only!
2b		When a write operation to the A/D converter control registers (ADM0, ADMS0) appears at the same time when the A/D conversion interrupt (INTAD) is generated, the A/D conversion result register (ADCR0) becomes undefined. Therefor, a read operation from ADCR0 must be performed before a write operation to ADS0 and / or ADM0 is done.
3	VAN UDL	No detailed information.
4	Timer 5n –	Details
4a	data match	In case customer use Interval timer operation mode: When Timer register (TM5n) matches with the compare register (CR5n), in the same time than the customer does a write-operation to CR5n, the agreement of the signal will be not generated.
4b		In case customer use Square-wave output operation mode: When Timer register (TM5n) matches with the compare register (CR5n), in the same time than the customer does a write-operation to CR5n, the agreement of the signal will be not generated. Further timer output F/F is not inverted.
4c		In case customer use PWM output operation mode:  1) At first the customer does a write-operation to the CR5n master register. When the customer does a rewrite-operation to the CR5n master register at the overflow timing of the timer register, a special case will be generated. The special case is that the expected data will be not transferred to the CR5n slave register.
		2) When customer does a read-operation to the CR5n master register at the overflow timing of timer register, the transfer of data will be not transferred from the CR5n master register to the CR5n slave register. At the next overflow timing, the transfer of data will be operated.
		3) When the timer register (TM5n) matches with the compare register (CR5n), in the same time than the customer does a write-operation to the CR5n register, the agreement of the signal will be not generated and further not be inactive level.

5 Timer 5n - interrupt The Timer5 generates a carry information in the PWM-Mode, if the counter reaches the value 0FFh. This signal is used to generate the interrupt signal. If during that time TCE5x bit is cleared a second interrupt might be generated. Delays in two depending paths are in a race condition. It, means, the occurrence of this bug depends on process condition and operation condition such as VDD and temperature. Typical fail behaviour: TM5x 01h TCE5x Timer5 Interrupt Signal race condition time range in ns a.) no Fail Timer5 Interrupt Register Interrupt acknowledged b.) Fail As shown in the diagram above, the second interrupt can only occur if the interrupt is acknowledged and the TCE5x is cleared and the timer5 has the value 00h after an overrun. This scenario seems only feasible if the timer5x is configured with a slow pre-scaler clock and a short interrupt time. **Work Around** Via Software To be aware of this problem via software, we have only to mask the interrupt before we stop the operation of the timer5 with reset the register Please see below a few sample code lines: SET1 TMMK5x ; mask the interrupt of timer5x CLR1 TCE5x ; stop operation of timer5x TMIF5x CLR1 ; clear the interrupt register of timer5x CLR1 TMIF5x ; clear the interrupt register of timer5x CLR1 TMMK5x ; clear the mask of the interrupt of ; timer5x