

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

| | | | |
|---|------------------------------|-----------|---|
| Concerned Products: | Customer Notification | | Date: March 26th, 1999 |
| | Bug Report | | NEC-Electronics (Europe) GmbH EAD -Technical Product Support |
| Source Doc: SBB-T-10808 | | | |
| Author: P. Diederichs / A. Wohlfahrt | | | |
| μPD78F0034A μPD78F0034AY μPD780034A μPD780034AY μPD780033A μPD780033AY μPD780032A μPD780032AY μPD780031A μPD780031AY μPD780024A μPD780024AY μPD780023A μPD780023AY μPD780022A μPD780022AY μPD780021A μPD780021AY | | | |
| Date of initial issue: | Nov. 9 th , 98 | Doc. No.: | TPS-LE-B-0031 |
| 1 st edition | : Mar. 26 th , 99 | Doc. No.: | TPS-LE-B-0032 |
| 2 nd edition | : | Doc. No.: | TPS-LE-B- |

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(A) BUG LIST – Flash Device

| Bug No. | Outline | 78F0034 | 78F0034Y | 78F0034A | 78F0034AY | 78F0034A | 78F0034AY | | |
|---------|-------------------------------------|---------|----------|----------------|----------------|----------------|----------------|--|--|
| | | V3.x | V3.x | Note 1: | Note 1: | Note 2: | Note 2: | | |
| 1 | Operating voltage / operating speed | */* | */* | ✓/✓ | ✓/✓ | ✓/✓ | ✓/✓ | | |
| 2 | ESD resistance | * | * | ✓ | ✓ | ✓ | ✓ | | |
| 3 | AD Converter | * | * | ☺ | ☺ | ☺ | ☺ | | |
| 4 | Timer 0 | * | * | ✓ | ✓ | ✓ | ✓ | | |
| 5 | UART | * | * | ✓ | ✓ | ✓ | ✓ | | |
| 6 | IIC Interface | no IIC | * | no IIC | ✓ | no IIC | ✓ | | |
| 7 | Flash memory characteristics | * | * | 👉 | 👉 | ✓ | ✓ | | |

✓: No problem, anymore

☺: Limitation is already improved. For details pls. refer to page 3, item 3 c

👉: Limitation will be improved in next version.

*: Bug restriction

Note 1: Relevant devices in accordance to this list will be marked in the date code with xxxxKxxxx or xxxxExxxx

Note 2: Relevant devices in accordance to this list will be marked in the date code with xxxxPxxxx or xxxxXxxxx

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(B) BUG LIST – Mask Device

| Bug No. | Outline | 78002x 78003x V2.0 | 78002xY 78003xY V2.0 | 78002xA 78003xA | 78002xA 78003xA | | | | |
|---------|-------------------------------------|--------------------------|----------------------------|--------------------|--------------------|--|--|--|--|
| 1 | Operating voltage / operating speed | ✓/✓ | ✓/✓ | ✓ | ✓ | | | | |
| 2 | ESD resistance | * | * | ✓ | ✓ | | | | |
| 3 | AD Converter | * | * | ☺ | ☺ | | | | |
| 4 | Timer 0 | * | * | ✓ | ✓ | | | | |
| 5 | UART | * | * | ✓ | ✓ | | | | |
| 6 | IIC Interface | no IIC | * | no IIC | ✓ | | | | |
| 7 | Flash memory characteristics | no Flash | no Flash | no Flash | no Flash | | | | |

- ✓: No problem, anymore
- ☺: Limitation is already improved. For details pls. refer to page 3, item 3 c
- ☞: Limitation will be improved in next version.
- *: Bug restriction

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(B) BUG DESCRIPTION

| | | | | | |
|----|---------------------------------------|---|---------------------|-----------------------|------------------------------------|
| 1 | Operating voltage and operating speed | Details The 78F0034 V3.x products do not satisfy the specification with respect to the operating voltage range and operating speed. | | | |
| | | | Supply Voltage | Operating Speed | Other |
| | | Target spec | 1.8 to 5.5 V | 0.24us to 32us | Subclock operation possible |
| | | V3.x | 2.7 to 5.5V | 0.24us to 1us | Subclock operation impossible |
| | | 78F0034A | 1.8 to 5.5 V | 0.24us to 32us | Subclock operation possible |
| 2 | ESD resistance | Details The ESD resistance for the N-Ch open drain pins (P30 to P33) does not satisfy the NEC standard MIL 883D, 2kV. The current achievement is 1.1kV only. | | | |
| 3 | A/D Converter | <u>For 78F0034 V3.x and 78F0034A:</u> | | | |
| 3a | | When starting the A/D conversion with the ADCS0 bit set to “1”, the first A/D conversion value may be quite different from the expected value. Thus, use one of the following conversion values only! | | | |
| 3b | | When a write operation to the A/D converter control registers (ADM0, ADS0) appears at the same time when the A/D conversion interrupt (INTAD) is generated, the A/D conversion result register (ADCR0) becomes undefined. Therefore, a read operation from ADCR0 must be performed before a write operation to ADS0 and /or ADM0 is done. | | | |
| 3c | | <u>For 78F0034 V3.x:</u> Any difference in potential between AVREF and AVDD(=VDD) may cause the A/D conversion precision to differ from the specification. The A/D operating voltage of these products is 2.7V to 5.5V | | | |
| | | <u>For 78F0034A :</u> The A/D operating voltage of these products is 2.7V to 5.5V | | | |
| 4 | Timer 0 | A valid edge is erroneously generated at the moment when TM0 count operation starts. This erroneous count occurs only when a rising edge is specified as a valid edge for the external event input pins TI00, TI01 and TI01 is driven high. | | | |
| 4a | | | | | |
| 4b | | The timer output (TO0) will operate in reverse if TM0 is used in one-shot mode. | | | |

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

| Bug No. | Outline | Description |
|---------|---------------|---|
| 5 | UART | <p>After receiving interrupt (INTSR), ensure a sufficient wait time (t_{READ}) before reading the receiver buffer register (RXB). The wait time should be at least one source clock cycle, which was selected by TPS00, TPS01 and TPS02 at the baud rate generator control register (BRGC0)</p> <p>Example: $f_x = 8 \text{ MHz}$, $BRGC0 = 5AH (= 4800Bd)$</p> <p>For this setting, pls. wait for more than $2^5 / f_x = 4\mu s$</p> |
| 6 6a | IIC Interface | <p><u>Valid for Single Master and Multi Master mode</u></p> <p>When the restart operation is used, for example: Start condition 1 -> Address 1 (write) -> Data 1 -> start condition 2 -> Address 2 (read) -> Data 2 -> Stop condition</p> <p>The writing of the transfer address 2 to the shift register IIC0 immediately after the second start condition trigger STT0, will result in a data output error! Means the shift register IIC0 is shifted by one bit at the same time.</p> <p>Workaround: After output of the start condition 2 (STT0=1), wait until the condition STT0=0 <u>and</u> STD0=1 becomes true. After that, write the address 2 into IIC0 register.</p> |
| 6b | | <p><u>Valid for Multi Master mode</u></p> <p>If the IIC is selected as the slave <u>during</u> a transmit request, it returns an NAK signal instead of an ACK.</p> |
| 6c | | <p>The contention between the STT0 flag setting operation and start condition may cause the following bugs:</p> <ul style="list-style-type: none"> a) The STT0 flag is not set b) The IIC may illegally lose the arbitration and clears STT0 during arbitration c) Setting STT0 flag may enter a transmission request state when SCL is at high level immediately after detection of a start condition. |

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

| Bug No. | Outline | Description | | | | |
|---------|------------------------------|---|--|-----------------------|---------------------------|--|
| 7 | Flash memory characteristics | Details | | | | |
| | | These products do not satisfy the specification with respect to the number of write / erase cycles. | | | | |
| | | | Number of W/E Times | Operating Temperature | Temperature for Rewriting | Data Retention Time |
| | | Target spec 78F0034A | 20 Times | -40 to + 85 | 0 to 40 | 10 years |
| | | 78F0034 V3.3 CS | Write, only (Do not use the erase function) | -40 to +70 | 25 | 10 years, but a sequence of three program write cycles are required. |
| | | 78F0034A xxxxExxxx xxxxKxxxx | Write, only (Do not use the erase function) Note 1 | -40 to + 85 | +10 to 40 | 10 years Note 2 |
| | | 78F0034A xxxxPxxxx xxxxXxxxx | 20 Times | -40 to + 85 | +10 to 40 | 10 years Note 3 |
| | | | | | | |

Note 1: The Flash Memory for “E and K” mask is still under extended qualification tests, therefore for the time being the data retention time of 10 years is guaranteed under the condition for one time write.

Note 2: Vpp must be set to 10.3V +/- 0.1V
Erase time must be set to 0 sec.
Set **pre-write** to off . Pls refer also to the attachment 1.

Note 3: Vpp must be set to 10.3V +/- 0.1V

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Attachment 1

Method for executing "Pre-write off" using Flashpro2:

-) Select "**Setting**" from the menu window.
Select "**Option...**" from the next window, set the "**Erase time**" to "**0 sec**" and click the **OK** button.
-) Select "**Setting**" from the menu window.
Select "**Voltage...**" from the next window, set the "Vpp" to "10.3V" and click the **OK** button.
-) Press the following keys to enter the command input state:

CTRL + SHIFT + Alt (or GRPH) + **P**
Disable "Pre-Write set" and click on the OK button.

Remarks:

These settings are stored in the Flashpro2 so that even if the power is turned off, the settings will take effect the next time the system is started.