

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

Concerned Products:	Customer Notification	Date: Feb 21 th 01
<i>μPD703100</i> <i>μPD703101</i> <i>μPD703102</i> <i>μPD70F3102</i> <i>μPD703100A</i> <i>μPD703101A</i> <i>μPD703102A</i> <i>μPD70F3102A</i>		Bug Report
Date of initial issue: Jun 4 th 98		

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

(A) BUG LIST

Bug No.	Outline	μPD70F3102					μPD703100			μPD703101/ μPD703102		
		ES 4.0	ES 5.0	ES 5.1	ES 6.0	M (7.2)	ES 1.0	ES 2.0	ES 3.0	ES 1.0	ES 2.0	ES 3.0
		1	iRAM fetch by branch from external memory to iRAM	☞	✓	✓	✓	✓	✓	✓	✓	✓
2	Read for register PCS3	☞	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
3	Read of port register at output port	☞	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
4	DMA function bug	☞☞	☞☞	☞	✓	✓	☞☞	☞	✓	☞☞	☞	✓
5	Standby current	✓	✓	✓	✓	✓	☞	✓	✓	☞	✓	✓
6	Forced shut-down during DMA transfer	☞☞	☞☞	☞	✓	✓	☞	✓	✓	☞	✓	✓
7	External bus lock with DMA cycle	☞☞	☞☞	☞	✓	✓	☞☞	☞	✓	☞☞	☞	✓
8	Multiplication instruction	☞☞	☞☞	☞	✓	✓	☞☞	☞	✓	☞☞	☞	✓
9	A/D converter function	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
10	PMx and PMCx read	✓	✓	✓	✓	✓	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞
11	Interrupt on sld	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞	☞☞

- ✓: No problem
- ☞: Bug (will be corrected by next version upgrade)
- ☞☞: Bug (restriction, not corrected by version upgrade)

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

Bug No.	Outline	μPD703100A			μPD703101A /μPD703102A			μPD70F3102A			M (4.1)
		ES 1.0			ES 1.0			ES 1.0	ES 2.0	ES 3.0	
1	iRAM fetch by branch from external memory to iRAM	✓			✓			✓	✓	✓	✓
2	Read for register PCS3	✓			✓			✓	✓	✓	✓
3	Read of port register at output port	✓			✓			✓	✓	✓	✓
4	DMA function bug	✓			✓			☛	☞	✓	✓
5	Standby current	✓			✓			✓	✓	✓	✓
6	Forced shut-down during DMA transfer	✓			✓			☞	✓	✓	✓
7	External bus lock with DMA cycle	✓			✓			☛	☞	✓	✓
8	Multiplication instruction	✓			✓			☛	☞	✓	✓
9	A/D converter function	✓			✓			☞	✓	✓	✓
10	PMx and PMCx read	☛			☛			✓	✓	✓	✓
11	Repeated execution of sld instruction	☛			☛			☛	☛	☛	☛

- ✓: No problem
- ☞: Bug (will be corrected by next version upgrade)
- ☛: Bug (restriction, not corrected by version upgrade)

V850E/MS1 ROMLESS	μPD703100
V850E/MS1 Mask ROM 96k	μPD703101
V850E/MS1 Mask ROM 128k	μPD703101
V850E/MS1 Flash	μPD70F3102
V850E/MS1 ROMLESS(3,3V)	μPD703100A
V850E/MS1 Mask ROM 96k (3,3V)	μPD703101A
V850E/MS1 Mask ROM 96k(3,3V)	μPD703102A
V850E/MS1 Flash (3,3V)	μPD70F3102A

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

(B) BUG DESCRIPTION

Bug No.	Outline	Description
1	iRAM fetch by branch from external memory to iRAM	<p><u>Details</u></p> <p>When a branch from external memory to iRAM was accessed, the next instruction fetch from iRAM doesn't work correct.</p> <p><u>Workaround</u></p> <p>Use an unconditional branch (jp instruction) to enable a branch to the next instruction within the iRAM.</p>
2	Read of register PCS3	<p><u>Details</u></p> <p>When bit 5 (PCS35) of port/control selection register 3 (PCS3) is read, always value "0" is read regardless of the existing conditions. WRITE is working correctly and the operation mode selection of the external interrupt/CSI2, is in line with the status of register PCS3.</p> <p><u>Workaround</u></p> <p>No available</p>
3	Read of the port register at output port	<p><u>Details</u></p> <p>When the output port mode is selected, READ of port register yields status of the port pin as its value, instead of port register value.</p> <p>concerned port registers; P0, P1, P2, P4, P5, P6, P8, P9, P10, P11, P12, PA, PB, PX</p> <p><u>Workaround</u></p> <p>No available</p>

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

4	DMA function bug	<p>In some cases, DMAAKn signal is kept active until the next DMA transfer. This occurs, when DMA transfer is interrupted with an NMI input and all of the following conditions are met. (n=0-3)</p> <p>There is no other effect than for DMAAKn under the same condition.</p> <p>(conditions)</p> <ul style="list-style-type: none"> - 2 cycles transfer - block transfer - transfer from external memory (or external I/O) to external memory (or external I/O) - on-page access at no-wait when destination is EDO DRAM <p><u>Workaround</u></p> <p>When the above mentioned phenomenon appears, the following routine (for example within the handler of NMI interrupt) will recover the original status (inactive) of DMAAKn signal. (n=0-3)</p> <pre>ld.b DDIS[0], reg ; check DMA channel which is disconnected by NMI st.b reg, DRST[r0] ; resume transfer through the disconnected channel st.b r0, DRST[r0] ; interrupt again</pre> <p><u>Note</u></p> <p>This limitation will remain in future as well and treated as special remark for the usage of this device.</p> <p>This phenomenon may happen especially in the application where DMA transfer is triggered by DMARQ signal and DMARQ signal is reset by falling signal of DMAAK. However, the above countermeasure to execute the routine is effective to evade the problem in any cases.</p>
5	Standby Current	<p><u>Details</u></p> <p>Using the standby mode (IDLE/STOP), a supply current of about 5mA flows. (direct mode or PLL mode)</p> <p><u>Workaround</u></p> <p>No available</p>
6	Forced shut-down during DMA transfer	<p><u>Details</u></p> <p>Normal operation:</p> <p>If the registers ① are re-written during DMA transfer, the new information is validated by issuing a terminal count or setting the DCHCn register INIT bit to 1.</p> <p>Abnormal operation:</p> <p>It is impossible to reset the registers ①, even if the INIT bit is set to 1. (Only in a case of single transfer mode)</p> <p>This problem invariably occurs during transfer from internal I/O to internal RAM.</p> <p>This problem does not occur, if the INIT bit set (1) operation overlaps with the DMA transfer cycle when transfer is performed between two external memory areas (or external I/O). (See figure.)</p> <p>① registers</p> <ul style="list-style-type: none"> DMA source address register (DSAnH, DSAnI) DMA destination address register (DDAHnH, DDAHnL) DMA byte count register (DBCn) (n=0-3)

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

Transfer between two external memory areas (or external I/O)

① INIT set (1) ② INIT set (1)

DMA transfer cycle

indicates that DMA transfer is in progress

Problem does not occur when INIT bit is set to 1 with timing ①

Problem occurs when INIT bit is set to 1 with timing ②

Countermeasure

Because this problem only occurs in single transfer mode, desired operation is possible by re-initialising once you have switched to single transfer mode.

After forced DMA shut-down by setting the INIT bit, set an address that does not negatively influence the system and start single step transfer mode to that address with the soft-trigger. Even if DMA transfer to the applicable address is executed in the DMA related peripheral I/O register. With the instruction that immediately follows (executed when the CPU uses the bus interchangeable with DMA), reset the INIT-bit. When this is done normal initialization can be performed.

```

DMA_INIT    mov    0x04,r28
             st.b   r28,DCHCn    - Sets INIT bit and prohibits DMA
                                   transfer.

             movea 0xFFFFFFFF,r0,r28
             movea 0xFFFFFFFF,r0,r29
             st.h   r28,DSAnH    - Sets the source and destination
                                   addresses to reserved area of
                                   the internal peripheral I/O.

             st.h   r29,DSAnL
             st.h   r28,DDAnL
             st.h   r29,DDAnL

             movea 0x00A4,r0,r28 - change to single step transfer.
             st.h   r28,DADCn
             mov    0x03,r28
             st.b   r28,DCHCn    - Restarts dummy DMA transfer
                                   with soft-trigger.

             mov    0x04,r28
             st.b   r28,DCHCn    - Resets INIT bit and prohibits
                                   DMA transfer.
    
```

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

<p>7</p>	<p>External bus lock with DMA cycle</p>	<p><u>Details</u></p> <p>This bug appears, during a conflict of an instruction fetch request from external memory and DMA request that use the external bus. This instruction fetch is created during a misalign-access to external memory or when SET1, NOT1 and CLR1 instruction are executed. The external bus cycle will lock and CPU instruction execution will stop. However, internal peripheral I/O itself will continue operating.</p> <p><u>Conditions</u></p> <p>Any of the following conditions will render this problem non applicable whether the DMA function is used or not.</p> <ul style="list-style-type: none"> - Instruction fetch is not performed to external memory (the instruction code exists in the internal memory only). - DMA transfer is performed between internal RAM and internal I/O only. - There is no misalign-access and SET1, NOT1 and CLR1 instructions are not used. <p>A number of bus-cycles occur when misalign-access is performed to external-memory, instruction fetch cycles occur between these bus cycles as a result of pre-fetch queue status. Similarly, an instruction fetch occurs between the read cycle and write cycle because a bit operation instruction induces a read modify write operation.</p> <p>The external bus locks due to a conflict between the fetch request for this instruction fetch and the DMA request that uses the external bus. Currently, the instruction fetch request that causes the lock is cleared, if an interrupt request occurs while the external bus is locked and the bus conflict status is eliminated.</p> <p><u>Workaround</u></p> <p>Do not use SET1, NOT1 and CLR1 instructions or instructions accompanying misalign-access to the external bus when a program is stored in external memory and DMA transfer is performed using external memory.</p>
<p>8</p>	<p>Multiplication instruction</p>	<p><u>Details</u></p> <p>After a multiplication command is executed, a problem occurs when commands that contain a write-back instruction (writing back to a register) follow.</p> <p>Before the result of the first multiplication command is stored in a register, the next command is fetched. If the execution of this command is cancelled by an interrupt, then the first multiplication will be stored in the second multiplication command's destination register.</p> <p>This applies to programs that repeatedly execute multiplication instructions (mul, mulh, mulhi, mulu). The result of the multiplication process is not written back to the first multiplication command's destination register, and the previous data remains in the register.</p> <p>This problem does not occur:</p> <ul style="list-style-type: none"> - if the instruction not accompanying write back operation. - if the following instructions are enclosed: Division instructions (DIVH, DIV, DIVU), MOVimm32, TRAP, PREPARE, DISPOSE. Although the instructions used the write back operations, they do not result in problem conditions. - if the destination register of instructions accompanying a write-back operation is r0.

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

		<p>● Instructions accompanying write-back operations that result in problem conditions. Load instructions, arithmetic operation, logic operation, saturation operation, LDSR, STSR, JARL (Refer to the chapter on pipelining in the V850E architecture manual about the different instruction type's and write-back behaviour)</p> <p>Note: This problem exerts no actual influence in the cases given below. - When the destination registers of the preceding and following multiplication instructions are the same. - When the result of the preceding multiplication instruction is not used after the following multiplication instruction is executed.</p> <p><u>Example</u></p> <pre> mulh r0, r2 mov r0, r5 mov r0, r6 mulh r0, r3 - this instruction is cancelled by an interrupt. </pre> <p><u>Workaround</u></p> <p>In principal, this problem can be avoided by inserting a NOP instruction between two multiplication instructions.</p>																								
9	A/D converter function	<p><u>Details</u></p> <p>Precision is limited to a 3-bit segment because the lower 7-bits of A/D conversion are not converted normally</p>																								
10	PMx and PMCx read	<p><u>Details</u></p> <p>The value of the Port X Mode Register (PMX) and the Port X Mode Control Register (PCMx) cannot be read correctly. However, the write operation is performed correctly, and the operation mode setting conforms to the specified value.</p> <p>The low-order 5 bits of the PMx register are fixed to 1 in hardware, and the low order 5-bits of the PMCx register are fixed to 0. These bits are read correctly. The PMx and PMCx registers should be able to read and written in 8-bit and 1-bit units.</p> <table border="0"> <tr> <td>Operation mode</td> <td colspan="2">PMx Register – Value after Reset:</td> </tr> <tr> <td></td> <td>Value in User's Manual</td> <td>Actual read value</td> </tr> <tr> <td>All modes</td> <td>FFh</td> <td>1Fh</td> </tr> </table> <table border="0"> <tr> <td>Operation mode</td> <td colspan="2">PMCx Register – Value after Reset:</td> </tr> <tr> <td></td> <td>Value in User's Manual</td> <td>Actual read value</td> </tr> <tr> <td>Singlechip 0</td> <td>00h</td> <td>E0h</td> </tr> <tr> <td>Singlechip 1</td> <td>E0h</td> <td>00h</td> </tr> <tr> <td>Romless 0,1</td> <td>E0h</td> <td>00h</td> </tr> </table> <p><u>Workaround:</u></p> <p>When Modifying the contents of the PMx and PMCx registers, write data to the registers in byte-unit. Do not use bit operation instructions (clr1, not1, set1, tst1) to change the contents of the register.</p> <p>PMx and PMCx registers are normally only written to once at system initialization, so the problem is not expected to significantly affected system operation.</p>	Operation mode	PMx Register – Value after Reset:			Value in User's Manual	Actual read value	All modes	FFh	1Fh	Operation mode	PMCx Register – Value after Reset:			Value in User's Manual	Actual read value	Singlechip 0	00h	E0h	Singlechip 1	E0h	00h	Romless 0,1	E0h	00h
Operation mode	PMx Register – Value after Reset:																									
	Value in User's Manual	Actual read value																								
All modes	FFh	1Fh																								
Operation mode	PMCx Register – Value after Reset:																									
	Value in User's Manual	Actual read value																								
Singlechip 0	00h	E0h																								
Singlechip 1	E0h	00h																								
Romless 0,1	E0h	00h																								
11	Repeated execution of sld instruction	<p>Data that should be loaded may not be transferred correctly to the register when sld instructions accessing external memory are repeatedly executed and interrupt processing is executed.</p> <p><u>Details</u></p>																								

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

		<p>The malfunction occurs when the following conditions are met:</p> <p>The instruction sequence <1> to <4> is executed and at <4> the sld instruction is executed repeatedly. The malfunction occurs when an interrupt occurs during the execution of the second sld instruction. When the malfunction occurs the data loaded by the sld instruction immediately before the interrupt is written to the register incorrectly.</p> <p><1> ld instruction or sld instruction</p> <p><2> One or more of any instruction other than the ld or mul instruction</p> <p><3> One or more of any instructions that write to a register (applicable instructions are shown in table 1 below)</p> <p><4> sld instructions (repeated execution of sld instructions where data is loaded from external memory)</p> <p>sld instruction ← !!interrupt occurs!!</p> <p>sld instruction</p> <p>...</p> <p>This malfunction does not occur unless the sequence <1> to <4> is executed. Cases where this malfunction does not occur are shown below:</p> <ul style="list-style-type: none"> - The sld instruction in <4> loads from internal memory - The instruction in <4> are load instructions other than sld - The repeated sld instructions are separated by a branch instruction (such as a jr or a reti instruction) - An ep (element pointer) setting occurs immediately before the repeated sld instructions - A nop instruction is executed immediately before the repeated sld instructions - Interrupts are disabled before executing the sequence <1> to <4> <p>This malfunction occurs when the following pipeline status occurs:</p> <p>Example of instruction Status of instructions / Pipeline</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">1 ld.w mem, 6</td> <td style="width: 10%;">IF</td> <td style="width: 10%;">ID</td> <td style="width: 10%;">EX</td> <td style="width: 10%;">mem</td> <td style="width: 10%;">WB Resource Waiting</td> <td style="width: 10%;">WB</td> </tr> <tr> <td>2 mov r7, r25</td> <td>IF</td> <td>ID</td> <td>EX</td> <td>WB</td> <td></td> <td></td> </tr> <tr> <td>3 mov 0x01, r7</td> <td>IF</td> <td>ID</td> <td>EX</td> <td>WB</td> <td></td> <td></td> </tr> <tr> <td>4 sld.w. 0x30 [ep],r14</td> <td>IF</td> <td>ID</td> <td>mem</td> <td>WB Resource Waiting</td> <td>WB</td> <td></td> </tr> <tr> <td>5 sld.w. 0x40 [ep],r15</td> <td>IF</td> <td>ID</td> <td>mem</td> <td></td> <td></td> <td></td> </tr> <tr> <td>6 interrupt processing</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>Explanation of the above pipeline operation:</p> <p>A. To improve performance with V850E/MS1, the pipelining of other instructions goes ahead regardless of the dst. waiting for rsources in instruction 1; consequently the WB of instructions 2 and 3 are executed before the WB of instruction 1.</p> <p>B. The EX stage of instruction 4 is omitted and mem access is executed because address calculation resources are available in the ID stage</p> <p>C. Execution of mem access cannot be stopped even if an interrupt is</p>	1 ld.w mem, 6	IF	ID	EX	mem	WB Resource Waiting	WB	2 mov r7, r25	IF	ID	EX	WB			3 mov 0x01, r7	IF	ID	EX	WB			4 sld.w. 0x30 [ep],r14	IF	ID	mem	WB Resource Waiting	WB		5 sld.w. 0x40 [ep],r15	IF	ID	mem				6 interrupt processing						
1 ld.w mem, 6	IF	ID	EX	mem	WB Resource Waiting	WB																																						
2 mov r7, r25	IF	ID	EX	WB																																								
3 mov 0x01, r7	IF	ID	EX	WB																																								
4 sld.w. 0x30 [ep],r14	IF	ID	mem	WB Resource Waiting	WB																																							
5 sld.w. 0x40 [ep],r15	IF	ID	mem																																									
6 interrupt processing																																												

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

- received in the ID stage of instruction 5, so a dummy access is performed
- D. The PC is saved and so on due to the interrupt processing. Since this uses WB resources, the WB of instruction 1 is delayed even more
 - E. The WB of instruction 4 is made to wait one clock cycle because otherwise it would conflict with the WB of instruction 1
 - F. The data written in the WB stage of instruction 4 is the result of the dummy cycle of the mem stage of instruction 5 because reading cannot be masked due to the dummy cycle in instruction 5 and an incorrect write to r14 is performed causing the malfunction

Table 1: Instructions that write to a register immediately before the sld instructions

Mnemonic	Operand	Mnemonic	Operand
mov	R, r	movea	Imm16, R, r
not	R, r	movhi	imm16, R, r
divh	R, r	satsubi	imm16, R, r
satsubr	R, r	mov	imm16, R, r
satsub	R, r	ori	imm16, R, r
satadd	R, r	xori	imm16, R, r
zxb	R	andi	imm16, R, r
sxb	R	setf	cccc, r
zxh	R	ldsr	R, sr
sxh	R	stsr	SR, r
or	R, r	shr	R, r
xor	R, r	sar	R, r
and	R, r	shl	R, r
subr	R, r	sasf	cccc, r
sub	R, r	divh	R, r, w
add	R, r	divhu	R, r, w
mov	imm5, r	div	R, r, w
satadd	imm5, r	divu	R, r, w
add	imm5, r	cmov	imm5, r, m
shr	imm5, r	cmov	R, r, w
sar	imm5, r	bsw	r, w
shl	imm5, r	bsh	r, w
addi	imm16, R, r	hsw	r, w

Workaround

<Assembler>

This malfunction can be avoided by using one of the following countermeasures <a> to <c> below:

- a. Change the first sld instruction to an ld instruction where repeated sld instructions are used. This malfunction will not occur if all the sld instructions are changed to ld instructions
- b. Set ep immediately before the first sld instruction when repeated sld instructions are used
- c. insert a nop instruction immediately before the first sld instruction when repeated sld instructions are used

Exclusively for design purposes; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

		<p><GHS compiler></p> <p>This malfunction can be avoided using one of the following countermeasures so that the compiler does not output repeated sld instructions:</p> <ul style="list-style-type: none">a. Specify the following option at compilation: -Z1412b. or, avoid using a TDA (Tiny Data Area) function pragma <p><IAR compiler></p> <p>Using the IAR compiler this malfunction can be avoided by not using sld instructions. This can be achieved as follows:</p> <ul style="list-style-type: none">a. first enable SADDR; to do so activate 'short address mode' (Menu: Options – General)b. and do not use __saddr variables
--	--	--

Exclusively for design purposes ; no part of this may be disclosed to a third party without the consent of NEC Electronics(Europe).

(C) Flash Limitations

Limitations	μPD70F3102
	I / K,P / M
W/E cycles	5 / 10 / 20 ability (100 cannot be achieved)
Blocks	Sub Blocks 0 - 31 4kB write/erase is not possible

(D) Flash Programming Information

Programmer settings	μPD70F3102		μPD70F3102-A	
	K/P	M	I/P	M
	ES6.0	7.2	ES3.0	4.1
Programmer	Flash Master			
Vpp/V	7.8			
Erase/s (max)	20	20	20	20
Write/μs	50	20	50	20
Prewrite	yes			
W/E cycles	5/10	20	5/10	20
Block/Chip	all Blocks / Chip	all Blocks / Chip	all Blocks / Chip	all Blocks / Chip
Interface	UART 0(4800-76800 Bd)			
	CSI 0 (100Hz-1MHz)			

(E) Revision History

1st issue:

Author: H.-W. Hoefft

Date: Jun 4th 1998

Changes: initial issue

2nd issue:

Author: H.-W. Hoefft

Date:

3rd issue:

Author: H.-W. Hoefft

Date:

4st issue:

Author: H.-W. Hoefft

Date: Mar 3th 2000

Changes:

IE-703102-MC: added new control code version D

IE-703102-MC-EM1: added new control code version B

Added restrictions 16 to

5st issue:

Author: H.-W. Hoefft

Date: Feb 20th 2001

Changes:

Add new bug description for 'repeate execution of sld instruction' restriction no.11.

Change Flash information.

Change Flash programming information.