

Customer Notification

QB-70F3469

In-Circuit-Emulator

Operating Precautions

Target Device

μPD70F3469

DISCLAIMER

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

Applicable Law:

The law of the Federal Republic of Germany applies to all information provided by NEC to the Customer under this Operating Precaution document without the possibility of recourse to the Conflicts Law or the law of 5th July 1989 relating to the UN Convention on Contracts for the International Sale of Goods (the Vienna CISG agreement).

Düsseldorf is the court of jurisdiction for all legal disputes arising directly or indirectly from this information. NEC is also entitled to make a claim against the Customer at his general court of jurisdiction.

If the supplied goods/information are subject to German, European and/or North American export controls, the Customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the Customer, the Customer accepts liability for any subsequent customs administration claims with respect to NEC.

Notes: 1. "NEC" as used in this statement means NEC Corporation and also includes its direct or indirect owned or controlled subsidiaries.

2. "PRODUCT(S)" means 'NEC semiconductor products' (NEC semiconductor products means any semiconductor product developed or manufactured by or for NEC) and/or 'TOOLS' (TOOLS means 'hardware and/or software development tools' for NEC semiconductor products' developed, manufactured and supplied by 'NEC' and/or 'hardware and/or software development tools' supplied by NEC but developed and/or manufactured by independent 3rd Party vendors worldwide as their own product or on contract from NEC)

(A)	Product Version	2
(B)	Table of Operating Precautions	3
(C)	Description of Operating Precautions	6
(D)	Valid Specification	35
(E)	Revision History	36

(A) Product Version


1. Product Code:

Control Code ^{Note}	Remarks
A	-

Note: The “control code” is the second digit from the left in the 10-digit serial number printed on the sticker attached to the bottom side of IECUBE (if it has not been upgraded). If the product has been upgraded, the control code can also be checked with the following methods while the debugger is running.

•When using ID850QB

Click the [Help] menu and then click the About submenu to display the About dialog box. “X” in “IECUBE V850 **** X F/W: V*.***” is the control code



•When using Green Hills Software (GHS)’s debugger MULTI

Execute the version command of 850eserv.

“X” in “IECUBE Control Code=X” is the control code.

```
850eserv Version: 3.2342 (for MULTI V4.0.x)
IE type=NU85E Full ICE Generation 2 (IECUBE)
Executor Version=V850 G2 Executor V1.63
Copyright 2004
Device File Format Version=V2.18
Device File File Version=V2.10
IECUBE Control Code=A
IECUBE Firmware Version=V1.10
Control Board Version=V2.02 (FPGA
Version=0.01)
CPU Board Version=V3.00
I/O Board Version=V1.01 (FPGA Version=0.01)
```

(B) Table of Operating Precautions

No.	Outline	ControlCode	QB-70F3469
			A
1	Access to CnRGPT register during break (n = 0 to 3) (Specification change notice)		X
2	Access to CnTGPT register during break (n = 0 to 3) (Specification change notice)		X
3	Access to CnGNCTRL register during break (n = 0 to 3) (Specification change notice)		X
4	Program execution and DMA transfer in internal RAM (Direction of use)		X
5	Emulation of POC circuit and clock monitor (Direction of use)		X
6	Break during program execution in internal RAM (1) (Specification change notice)		X
7	Reset input during a break (Direction of use)		X
8	Entering and releasing STOP mode when $\overline{\text{RESET}}$ pin is masked (Specification change notice)		X
9	Break occurs during program execution in internal RAM (2) (Specification change notice)		X
10	Accessing CBnRX register during break (n = 0 to 2) (Specification change notice)		X

- ✓ Not applicable
- X Applicable

(C) Description of Operating Precautions

No. 1	Access to CnRGPT register during break (n = 0 to 3) (Specification change notice)
<p><u>Details</u></p> <p>Under the following conditions (a) and (b), the read pointer (RGPT) that should be incremented is not incremented, and the same data as previously read is read.</p> <ul style="list-style-type: none"> (a) If a software break occurs immediately after reading the CANn module receive history list register (CnRGPT). (b) If a DMA transfer from the CANn module receive history list register (CnRGPT) is performed during a break^{NOTE}. <p>Note: Including breaks by the RAM monitor function, DMM function, step-wise execution, fail-safe break, or breaks due to event change while the program is running. The real-time RAM monitor function does not cause this behaviour because it does not set breaks.</p> <p><u>Workaround</u></p> <ul style="list-style-type: none"> (a) Set a hardware break when setting a break immediately after reading the CnRGPT register. (b) There is no workaround. 	

No. 2	Access to CnTGPT register during break (n = 0 to 3) (Specification change notice)
	<p><u>Details</u></p> <p>Under the following conditions (a) and (b), the read pointer (TGPT) that should be incremented is not incremented, and the same data as previously transmitted is transmitted.</p> <ul style="list-style-type: none"> (a) If a software break occurs immediately after reading the CANn module transmit history list register (CnTGPT). (b) If a DMA transfer from the CANn module transmit history list register (CnTGPT) is performed during a break^{Note}. <p>Note: Including breaks by the RAM monitor function, DMM function, step-wise execution, fail-safe break, or breaks due to event change while the program is running. The real-time RAM monitor function does not cause this behavior because it does not set breaks.</p> <p><u>Workaround</u></p> <ul style="list-style-type: none"> (a) Set a hardware break when setting a break immediately after reading the CnTGPT register. (b) There is no workaround.

No. 3	Access to CnGMCTRL register during break (n = 0 to 3) (Specification change notice)
	<p><u>Details</u></p> <p>When a register access is performed in the following sequence, a forcible shutdown that should not take place normally may occur after the sequence is complete.</p> <p>Sequence:</p> <ul style="list-style-type: none"> (1) The EFSD bit of the CANn module control register (CnGMCTRL) is set. (2) The I/O register^{Note} is accessed. (3) The GOM bit of the CANn module control register (CnGMCTRL) is cleared. <p>Note: I/O register access except for clearing the GOM bit of the CnGMCTRL register</p> <p>Conditions under which a forcible shutdown takes place are shown below:</p> <ul style="list-style-type: none"> (a) If a break occurs immediately after the I/O register access in (2) occurs (b) If a break by the RAM monitor function or DMM function occurs immediately after the I/O register access in (2) occurs (c) Stepwise execution is performed for the I/O register access in (2) <p><u>Workaround</u></p> <p>Be sure to set the EFSD bit and clear the GOM bit successively when executing a forcible shutdown. Do not perform register access in the above sequence when not performing a forcible shutdown.</p>

No. 4	Program execution and DMA transfer in internal RAM (Direction of use)
	<p><u>Details</u></p> <p>When a data access instruction for a misaligned address allocated in the internal RAM and DMA transfer for the internal RAM are executed simultaneously, the CPU may deadlock due to conflict between the internal bus operations. At this time, only a reset can be acknowledged, an NMI or interrupt cannot be acknowledged.</p> <p><u>Unaffected cases</u></p> <p>The critical situation does not occur if no instruction is executed in the internal RAM, or no DMA transfer is performed on the internal RAM.</p> <p><u>Workaround</u></p> <p>Implement either of the following workarounds.</p> <ol style="list-style-type: none"> (1) Do not perform a DMA transfer for the internal RAM when a data access instruction for a misaligned address allocated in the internal RAM is being executed. (2) Do not execute a data access instruction for a misaligned address allocated in the internal RAM when a DMA transfer for the internal RAM is being performed.


No. 5	Emulation of POC circuit and clock monitor (Direction of use)
	<p><u>Details</u></p> <p>The POC circuit and the clock monitor cannot be emulated.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p>

Operating Precautions for QB-70F3469

No. 6	Break during program execution in internal RAM (1) (Specification change notice)
	<p><u>Details</u></p> <p>An expected break may occur when a peripheral I/O register is accessed during program execution in the internal RAM.</p> <p><u>Workaround</u></p> <p>Cancel the fail-safe break setting for the internal RAM in the debugger.</p> <ul style="list-style-type: none">• When using ID850QB Select Configuration/Fail-save Break/Detail and clear the check box for 'Internal RAM'.• When using MULTI Cancel the fail-safe break for "ramgrd" and "ramgrdv" using the Target command "flsf".

No. 7	Reset input during a break (Direction of use)
	<p><u>Details</u></p> <p>The QB-70F3469 may hang up if a break occurs when the RESET pin is active (low level).</p> <p><u>Workaround</u></p> <p>Mask the RESET pin using the pin mask function of the debugger.</p>

No. 8	Entering and releasing STOP mode when RESET pin is masked (Specification change notice)												
<p><u>Details</u></p> <p>When the RESET pin is masked using the pin mask function of the debugger and watchdog timer 2 is used in reset mode, the CPU's operating clock is switched to internal oscillation clock after STOP mode is released, depending on the timing for entering and releasing STOP mode (one of the cases (1) to (3) in the following table).</p> <p>After the clock is switched to internal oscillation clock, the CPU continues the operation with internal oscillation clock until the CPU reset function of the debugger is pressed.</p> <table border="1" data-bbox="344 667 1433 1167"> <thead> <tr> <th data-bbox="344 667 523 750">No.</th> <th data-bbox="523 667 858 750">Operating Clock for Watchdog Timer 2</th> <th data-bbox="858 667 1433 750">Conditions</th> </tr> </thead> <tbody> <tr> <td data-bbox="344 750 523 880">(1)</td> <td data-bbox="523 750 858 880">Main clock</td> <td data-bbox="858 750 1433 880">STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released^{Note}</td> </tr> <tr> <td data-bbox="344 880 523 1010">(3)</td> <td data-bbox="523 880 858 1010" rowspan="2">Internal oscillation clock</td> <td data-bbox="858 880 1433 1010">STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released^{Note}</td> </tr> <tr> <td data-bbox="344 1010 523 1167">(4)</td> <td data-bbox="858 1010 1433 1167">The internal oscillation clock is stopped during the period from when a reset of watchdog timer 2 occurs until the reset is released^{Note}, and then STOP mode is entered</td> </tr> </tbody> </table> <p>Note: The period in which watchdog timer 2 generates a reset signal while the reset signal of watchdog timer 2 is masked as a result of masking RESET using the pin mask function of the debugger.</p> <p><u>Workaround</u></p> <p>Implement either of the following workarounds.</p> <ul style="list-style-type: none"> • To prevent a reset of watchdog timer 2 from occurring, stop watchdog timer 2 by using software before the reset occurs. • To generate a reset of watchdog timer 2, do not mask the RESET pin using the pin mask function of the debugger. 			No.	Operating Clock for Watchdog Timer 2	Conditions	(1)	Main clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note}	(3)	Internal oscillation clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note}	(4)	The internal oscillation clock is stopped during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note} , and then STOP mode is entered
No.	Operating Clock for Watchdog Timer 2	Conditions											
(1)	Main clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note}											
(3)	Internal oscillation clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note}											
(4)		The internal oscillation clock is stopped during the period from when a reset of watchdog timer 2 occurs until the reset is released ^{Note} , and then STOP mode is entered											

<p>No. 9</p>	<p>Illegal break occurs during program execution in internal RAM (2) (Specification change notice)</p>
<p><u>Details</u></p> <p>A non-map break occurs if all of the following conditions are satisfied, even if the program itself is correct.</p> <ul style="list-style-type: none"> • A program is executed in the internal RAM area. • Data access for the internal RAM area is performed twice in succession. • An execution branches to the internal ROM area using a JR or JARL instruction immediately after the above successive data access, or one NOP instruction after the above successive data access. <p><u>Workaround</u></p> <p>Implement either of the following workarounds.</p> <ul style="list-style-type: none"> • Cancel the fail-safe break setting for the internal RAM in the debugger. <ul style="list-style-type: none"> - When using ID850QB Select Configuration/Fail-save Break/Detail and clear the check box 'Non Map' for 'Internal RAM'.  <ul style="list-style-type: none"> - When using MULTI Cancel the fail-save break for 'ramgrd' and 'ramgrdv' using the Target command 'flsf'. <ul style="list-style-type: none"> • Insert two or more NOP instructions between the successive data access for the internal RAM area and an instruction to branch to the internal ROM area. 	

No. 10	Accessing CBnRX register during break (n = 0 to 2) (Specification change notice)
<p><u>Details</u></p> <p>When the CSIBn receive data register (CBnRX) is read, the next reception operation starts in the normal operation. Under the following conditions (a) and (b), however, the next reception operation is not started even if CBnRX is read. As a result the communication stops or the DMA controller stops.</p> <ul style="list-style-type: none"> (a) If a software break occurs immediately after reading the CSIBn receive data register (CBnRX). (b) If a DMA transfer from the CSIBn receive data register (CBnRX) is performed during a break^{Note}. <p>Note: Including breaks by the RAM monitor function, DMM function, step-wise execution, fail-safe break, or breaks due to event change while the program is running. The real-time RAM monitor function does not cause this behaviour because it does not set breaks.</p> <p><u>Workaround</u></p> <ul style="list-style-type: none"> (a) Set a hardware break when setting a break immediately after reading the CBnRX register. (b) There is no workaround. 	

(D) Valid Specification

Item	Date pulished	Document No.	Document Title
1	December 2007	ZUD-CD-07-0219	QB-70F3469 User's Manual

(E) Revision History

Item	Date pulished	Document No.	Comment
1	October, 2008	U19499EE1V0IF00	First release.