

Customer Notification

IE-703079-MC-EM1

In-Circuit Emulator Option Board

Operating Precautions

Target Device

V850/SF1

V850/SF1A

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of 06.05, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- Notes:**
1. " NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
 2. " NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.10



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America Inc.

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 1101
Fax: 0211-65 03 1327

Sucursal en España

Madrid, Spain
Tel: 091- 504 27 87
Fax: 091- 504 28 60

Succursale Française

Vélizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

Filiale Italiana

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 58 45
Fax: 040-244 45 80

Branch Sweden

Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

United Kingdom Branch

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Singapore
Tel: 65-6253-8311
Fax: 65-6250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

| | | |
|------------|---|-----------|
| (A) | Table of Operating Precautions | 9 |
| (B) | Description of Operating Precautions | 11 |
| (C) | Valid Specification | 19 |
| (D) | Direction of Use | 20 |
| (E) | Revision History | 21 |

(A) Table of Operating Precautions

| No. | Outline | IE-703239-G1-EM1 | | | | | | | | | |
|-----|---|------------------------------|------|------|------|------|------|------|------|------|------|
| | | Rev. | 1.00 | 1.01 | 1.02 | 1.03 | 1.04 | 1.24 | 1.34 | 1.44 | 1.55 |
| | | Control Code ^{Note} | A | B | C | D | E | F | G | H | J |
| 1 | P00/NMI port function | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 2 | FCAN: Time stamp counter prescaler setting | X | X | X | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 3 | Double interrupt execution | X | X | X | X | X | X | X | X | X | X |
| 4 | Initial port values | X | X | X | X | X | X | X | X | X | X |
| 5 | POC function | X | X | X | X | X | X | X | X | X | X |
| 6 | PM11 restriction | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 7 | FCAN: Resynchronisation | X | X | X | X | X | X | X | X | X | X |
| 8 | FCAN: CACT Register access | X | X | X | X | X | X | X | X | X | X |
| 9 | FCAN: Diagnostic Mode | X | X | X | X | X | X | X | X | X | X |
| 10 | P00 High level output voltage | X | X | X | X | X | X | X | X | X | X |
| 11 | FCAN: Restriction when WAIT pin is used | X | X | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 12 | FCAN: Caution using FCAN memory | X | X | X | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 13 | Wakeup from power down mode | X | X | X | X | X | X | X | X | X | X |
| 14 | Timer 0, 1, 7 one-shot pulse mode | X | X | X | X | X | X | X | X | X | X |
| 15 | Restrictions on external clock | X | X | X | X | X | X | X | X | X | X |
| 16 | Emulation of ROM correction | X | X | X | X | X | X | X | X | X | X |
| 17 | Oscillation stabilisation time | X | X | X | X | X | X | X | X | X | X |
| 18 | Interrupt request and STOP/IDLE mode | X | X | X | X | X | X | ✓ | ✓ | ✓ | ✓ |
| 19 | Change of the target CPU for emulation | X | X | X | X | X | ✓ | ✓ | ✓ | ✓ | ✓ |
| 20 | HI-Z on CLKOUT pin | X | X | X | X | X | X | X | X | X | X |
| 21 | FCAN: Initialisations of emulator before using FCAN | X | X | X | X | X | X | X | X | X | X |
| 22 | FCAN: Message search | X | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 23 | FCAN Main clock select | X | X | X | X | X | X | X | X | X | X |
| 24 | External Bus Interface | X | X | X | X | X | X | X | ✓ | ✓ | ✓ |
| 25 | FCAN area access | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | X | ✓ | ✓ |

✓ : Not applicable

✗ : Applicable

Note: The Control Code is indicated by the letter appearing at the 2nd position from the left in the serial number of the product. If the product has been upgraded, a label indicating the new version is attached to the product and the x in V-UP LEVEL x on this label indicates the new control code.

(B) Description of Operating Precautions

| | |
|-------|---|
| No. 1 | P00/NMI port function |
| | <p><u>Details</u></p> <p>The internal connection to the port control gate is missing. Therefore this port cannot be used, including the NMI functionality. Based on this, higher current than specified may flow in stand-by modes (HALT, IDLE and STOP mode).</p> |
| No. 2 | FCAN: Time stamp counter prescaler setting |
| | <p><u>Details</u></p> <p>It is not possible to change the global time stamp frequency_{GTS} by changing the interval cycles (CGTS7 to CGTS0), if the prescaler clock selection (GTCS0/1) is set to 00B. Other settings of prescaler clock selection are not affected.</p> |
| No. 3 | Double interrupt execution |
| | <p><u>Details</u></p> <p>An interrupt that should occur only once occurs twice if the following three conditions occur simultaneously while interrupts are enabled:</p> <ol style="list-style-type: none"> 1) A bit manipulation instruction (set1, clr1, not1 or tst1) is executed on an interrupt request flag (xxIFn) of an interrupt control register (xxICn) 2) Interrupt processing involving the hardware of the same register occurs 3) There is a DMA startup while executing the above bit operation <p>Remark: xx: Identification name of a peripheral unit (WDT, P, WTNi, TM, CSI, SER, ST, AD, DMA, WTN, KR, IIC) n: peripheral unit number</p> <p>If the above mentioned condition appears the interrupt request flag which is normally reset to 0 at the acknowledge of interrupt processing will not be reset. Consequently after returning from interrupt processing (reti instruction) the interrupt processing is executed again. This does not happen, if DMA is not used.</p> <p><u>Workaround</u></p> <p>During a bit manipulation operation using the clr1 instruction on the interrupt request flag of the CSIC0 register (CSIF0), the non-masked INTCSI0 interrupt occurs at the same time as a DMA start up. As a result the INTCSI0 interrupt processing is executed twice.</p> <p>To avoid this behaviour do one of the following:</p> <ol style="list-style-type: none"> 1) Insert a DI instruction before and an EI instruction after executing a bit manipulation instruction on an interrupt request flag (xxIFn) of an interrupt control register (xxICn) to avoid carrying out interrupt processing immediately after executing the bit manipulation instruction. 2) When interrupt processing begins, the hardware enters a state where interrupts are disabled. Clear the interrupt request flag in all interrupt processing routines before executing the EI instruction. |

Operating Precautions for IE-703079-MC-EM1

| | |
|-------|---|
| No. 4 | Initial port values |
| | <p><u>Details</u></p> <p>When the In-Circuit-Emulator System is started up without connection to a target board, initial values of all Ports are indefinite.</p> |
| No. 5 | POC function |
| | <p><u>Details</u></p> <p>POC function cannot be used on the IE-703079-MC-EM1.</p> |
| No. 6 | PM11 restriction |
| | <p><u>Details</u></p> <p>When FCAN is used and P114 and P116 are set to output mode P11 and PM11 cannot be modified anymore. Therefore do not set PM114 and PM116 to output when CAN is used. Only set PAC register to select CAN function of output pins.</p> |
| No. 8 | FCAN: CACT Register access |
| | <p><u>Details</u></p> <p>The register CxBA offers information on the current bus activity for each CAN channel in the field CACT. For the bus off status of the channel normally the code "17" is displayed. Erroneously, the value for bus off status is never provided. Instead, in bus off status the CPU will read always the activity status that preceded the bus off condition.</p> <p>The CACT register is implemented to serve CAN experts while debugging new FCAN macros. The application should not use the CACT especially not for detecting a bus off condition. Instead, the bus off status can be derived from CxCTRL register (bit: BOFF).</p> |

| | |
|--------|---|
| No. 9 | FCAN: Diagnostic Mode |
| | <p><u>Details</u></p> <p>The diagnostic mode is not entered when setting MOM bit in CxDEF register to 1. This mode was considered for baud rate detection and diagnostic purposes. As a consequence the "receive only" operation of the FCAN is not available.</p> <p>Applications that need to implement automatic baud rate detection may use one of the following procedure instead of "receive only" mode:</p> <ul style="list-style-type: none"> · Set TPE bit in CxCTRL register to 1. The transmit pin of the respective CAN module is disabled then. · In case the device facilitates a shared port function for the CAN transmit pin, the output latch of this port bit has to be set to 1 and corresponding bit in the port mode register can be set to output mode. This provides recessive level for the CAN transmit line. <p>Any message on the CAN bus will update the VALID bit in the CxDEF register. The correct baud rate is achieved if the VALID bit reads 1.</p> <p><u>Further Precaution: Immediate Recovery from Bus Off Status</u></p> <p>Although the "receive only" operation is not usable, the receive and transmit error counters can be reset. The respective CAN module could be transferred into initialization status by the normal initialization request (INIT =1 in CxCTRL).</p> <p>Applications that used the "receive only" operation in order to recover immediately from bus off conditions need to implement a software workaround. The application needs to monitor the transmit-error counter (TEC). This can be supported by the CAN bus error interrupt (CxINT5) indicating that REC or TEC incremented. Before the counter reaches the bus off value (TEC > 255) the application puts the CAN module into initialization status and restarts it. Since the TEC can increment by 8 for every bit sent on the CAN bus, the initialization has to be performed well ahead of a TEC reading of 255. The CAN error interrupt needs only to be enabled as long as the CAN node is in error passive state (TEC > 127).</p> |
| No. 10 | P00 High level output voltage |
| | <p><u>Details</u></p> <p>For versions 1.00, 1.01 and 1.02 (Control code A, B and C) of IE-703079-MC-EM1 the following applies: On port P00 the high level output voltage = PORTVDD - 1 V.</p> <p>For version 1.03 (control code D) of IE-703079-MC-EM1 and later the high level output voltage = 5 V regardless of PORTVDD.</p> |
| No. 11 | FCAN: Restriction when WAIT pin is used |
| | <p><u>Details</u></p> <p>The FCAN function cannot be used if the WAC flag of the PAC register is set to activate the WAIT pin.</p> |
| No. 12 | FCAN: Caution using FCAN memory |
| | <p><u>Details</u></p> <p>The in-circuit emulator deadlocks if addresses between 0xnffe00 and 0xnffff (n = 3, 7, b) of the FCAN address area are accessed (this area is unusable).</p> |

| | |
|---|-----------------------------|
| No. 13 | Wakeup from power down mode |
| <p><u>Details</u></p> <p>When the uC wakes up from a power saving mode (IDLE or STOP) a discrepancy may occur between the address indicated by the program counter (PC) and the address at which an instruction is actually read if the conditions mentioned below apply.</p> <p>This may result in the CPU ignoring 4 or 8 bytes of instruction code from between 4 bytes and 16 bytes after an instruction that writes to the PSC register. This could in turn result in execution of an erroneous instruction. Please note that this behaviour only occurs if all of the following conditions <1> to <3> below apply:</p> <p>Conditions:</p> <ul style="list-style-type: none"> <1> A power save mode (IDLE or STOP) is set while an instruction is executed in external memory <2> The power save mode is released by an interrupt <3> Interrupts are in the pending state when the power save mode is released and the next instruction is executed <p>Note that interrupts are held pending under any of the following conditions:</p> <ul style="list-style-type: none"> <1> The NP flag of the PSW register is 1 (NMI is being serviced or flag has been set by software) <2> The ID flag of the PSW register is 1 (Interrupt is being serviced or DI instruction was executed or flag has been set by software) <3> The EI (interrupt enable) state has been set during interrupt servicing in order to enable nested interrupts and an interrupt of the same or lower priority occurs. <p>The behaviour is shown below using the power save mode setting example from the user's manual.</p> <p>(rD: PSC setting value, rX: Value written to PSC, rY Value written to PSC after power save mode)</p> <pre> ldsr rX,5 ;set PSW to the value of rX st.b r0,PRCMD[r0] ;Writes to PRCMD st.b rD,PSC[r0] ;Sets the PSC register ldsr rY,5 ;set PSW to the value of rY nop ; nop ; nop ; nop ; nop ; nop ; (next instruction) ; nop ; nop ; nop ; nop ; nop ; nop ; br \$+2 ; <2> eliminate PC discrepancy (next instruction) ; </pre> | |

| | |
|--------|--|
| No. 13 | continuing |
| | <p><u>Workaround</u> Please implement one of the following countermeasures <1> Do not use power saving modes IDLE or STOP while an instruction is executed in external memory. <2> Take the software countermeasures shown below: 1 Insert 6 NOP instructions 4 bytes after an instruction that writes to the PSC register. 2 Insert the br \$+2 instruction after the NOP instructions to eliminate the PC discrepancy</p> <p><u>Example</u> (rD: PSC setting value, rX: Value written to PSC, rY Value written to PSC after power save mode) ldsr rX,5 ;set PSW to the value of rX st.b r0,PRCMD[r0] ;write to PRCMD st.b rD,PSC[r0] ;Sets the PSC register ldsr rY,5 ;set PSW to value of rY (4 bytes) nop ; <1> 6 or more nop instructions nop ; nop ; nop ; nop ; nop ; br \$+2 ; <2> eliminate PC discrepancy (next instruction) ;</p> |
| No. 14 | Timer 0, 1, 7 one-shot pulse mode |
| | <p><u>Details</u> When using the software trigger for one-shot pulse mode function of timers 0, 1 or 7 the level of the timer input pin or its alternate function must not be changed. Because the external trigger is also enabled in this case the timer will inadvertently clear and start if the level of the TI pin or its alternate function is changed. This will cause a pulse to be output at an unintended timing.</p> |
| No. 15 | Restrictions on external clock |
| | <p><u>Details</u> The emulation board does not operate with the main or subclock signal supplied externally. Therefore use the clock signal supplied by the emulator.</p> |
| No. 16 | Emulation of ROM correction |
| | <p><u>Details</u> The ROM correction function of the device cannot be emulated.</p> |

Operating Precautions for IE-703079-MC-EM1

| | |
|--------|---|
| No. 17 | Oscillation stabilization time |
| | <p><u>Details</u></p> <p>Emulation of the oscillation stabilization time is not possible.</p> |
| No. 18 | Interrupt request and STOP/IDLE mode |
| | <p><u>Details</u></p> <p>The emulator may become deadlocked if the STOP or IDLE mode is set while the interrupt request flag for an interrupt that is not masked is set.</p> <p><u>Workaround</u></p> <p>Therefore do one of the following:</p> <ol style="list-style-type: none"> 1.) Clear the interrupt request flag of the unmasked interrupt before setting the device to STOP or IDLE mode. If the device is inadvertently set to STOP or IDLE mode before the flag is cleared, forcibly break the program execution in the debugger and reset the emulator. 2.) If applicable do not allow to set the device to STOP or IDLE mode while the interrupt request flag for an unmasked interrupt is set. |
| No. 19 | Change of the target CPU for emulation |
| | <p><u>Details</u></p> <p>The emulation target CPUs have been changed from uPD70F3079Y, (for emulation of non-A products uPD70(F)307xY) to the uPD70F3079AY (for emulation of A-products uPD70(F)307xAY). Care must be taken because the initial value (after RESET) of the oscillation stabilization time selection register (OSTS) differs between the non-A-products (uPD70(F)307xY) and the A-products (uPD70(F)307xAY).</p> <p>Initial value of OSTS:</p> <ol style="list-style-type: none"> 1.) non-A-product: 0x04 2.) A-product: 0x01 <p>This change has been introduced with control code version 'F'.</p> |
| No. 20 | HI-Z on CLKOUT pin |
| | <p><u>Details</u></p> <p>The CLKOUT signal of the emulator cannot be set to high impedance state. In the A-version of the chip the CLKOUT pin can be set to Hi-Z output by setting the power save control register (PSC) accordingly. This is not possible in the emulation board: Even if the PSC register is configured to set CLKOUT to Hi-Z output (DCLK1 = 0 and DCLK0 = 1), the same operation as 'output enable' (DCLK1 = 0 and DCLK0 = 0) is performed.</p> |

| | |
|--------|---|
| No. 21 | FCAN: Initialisations of Emulator before using FCAN |
| | <p><u>Details</u></p> <p>a) Before startup of the debugger, supply power to pin VDD0 (GC-package: pin 8, GF-package: pin 11) on the target board.</p> <p>b) Set memory mapping of the debugger as follows: Attribute: Target memory Mapping address: 0xnff800 to 0xnffff (n = 3, 7, b)</p> <p>c) Do not mask WAIT and HLDRQ when accessing the FCAN memory.</p> |

| | |
|--------|---|
| No. 22 | FCAN: Message search |
| | <p><u>Details</u></p> <p>This behaviour applies to devices containing 2 FCAN (uPD70F3079Y, uPD703079Y) When both FCAN channels are used simultaneously, the receive data may be stored in an incorrect message buffer or destroyed (case a) or erroneous data may be inadvertently transmitted (case b).</p> <p>a) When both FCAN channels are being used simultaneously, the following behaviour will occur if one FCAN module (e. g. FCAN 2) starts transmitting while the other FCAN module is in the process of receiving i. e. performing the acceptance filtering immediately after the EOF of the acknowledged frame. This behaviour occurs in two different ways, depending on the setting of the last message buffer (buffer 31):</p> <ol style="list-style-type: none"> 1 If the last message buffer (buffer 31) is set as a receive buffer: The data received by FCAN 1 is stored in message buffer 31 instead of the message buffer it was intended to be received in. Because data is not stored in the correct buffer or the contents of message buffer 31 have been destroyed, a program malfunction may occur. 2 If the last message buffer (buffer 31) is set as a transmit buffer: The data received by FCAN 1 is not stored in any message buffer and is therefore lost. A total network system malfunction may occur because the expected data is not received. <p>The behaviour described above occurs when both of the following conditions are met:</p> <ul style="list-style-type: none"> · Both FCAN channels are used simultaneously · Mask 2 (M_CONFn.MT = 4) or mask 3 (M_CONFn.MT = 5) is set for the FCAN 1 message buffer, or when FCAN 1 receives a message with an incorrect identifier, even if mask 2 or mask 3 has not been set for the FCAN 1 message buffer. <p>b) When both FCAN channels are being used simultaneously, if one FCAN module (FCAN 1) starts transmitting / receiving just before the other FCAN module (FCAN 2) starts transmitting, the data in the final message buffer (buffer 31) may be transmitted instead of the data that should be transmitted from FCAN 2. If the incorrect data is inadvertently transmitted in this way, a total network system error may occur.</p> <p>The behaviour described above occurs when both of the following conditions are met:</p> <ul style="list-style-type: none"> · Both FCAN channels are used simultaneously · More than two transmit requests exist for FCAN 2 |

| | |
|--------|---|
| No. 23 | FCAN Main clock select |
| | <p><u>Details</u></p> <p>The FCAN macro features a CAN Main Clock Select register (CGCS). The usage of the bit field "Memory Clock Prescaler" (MCP[3:0]) requires attention concerning a certain transition from one value to another value.</p> <p>When the bit field MCP[3:0] in CGCS register has been set to "0", any further write operation to this bit field that changes the value again will result in a unexpected behavior of the FCAN macro. The FCAN macro will not operate anymore until an external reset is applied. This caution is already given in the user's manual. This description informs about further details.</p> <p>Most, if not all applications, change the value of MCP only once after the start of the program. As after reset of the CPU the bit field MCP [3:0] is initialized to 5 these applications do not encounter any problems and existing program codes do not have to be changed.</p> <p>Applications changing the MCP-value more than once during runtime of the program need to avoid to change the MCP-value again after the MCP-value has been set to "0" or in general apply only MCP-values not equal to "0". Otherwise a H/W reset needs to be issued in order to resume communication on the FCAN macro.</p> <p>Please consider two cases:</p> <ul style="list-style-type: none"> - MCP written once after RESET The application needs to avoid the critical transition from MCP = 0 to MCP = <any other value>. The application has to write the target value once after reset and afterwards this value is not changed again. - MCP written more than once after RESET Applications that need to change the MCP-value dynamically need to perform a H/W reset when the MCP-value reads 0 and again another value (not equal 0) shall become effective. In this case follow the first case MCP written once after RESET. |
| No. 24 | External Bus Interface |
| | <p><u>Details</u></p> <p>When the external bus interface is used, the values of the data lines may not be read correctly. Data from external memory may be overdriven by internal data.</p> |
| No. 25 | FCAN area access |
| | <p><u>Details</u></p> <p>When an instruction to access the FCAN address area (xxnFF800H to xxnFFFFFFH (n = 3, 7, or B)) is allocated to the emulation memory or target memory mapped to the external area and the instruction is executed, the FCAN register may not be able to be read (but it can be written).</p> <p><u>Workaround</u></p> <p>Allocate the instructions to access the FCAN address area to the internal ROM area.</p> <p>This restriction only applies to control code H products.</p> <p>This restriction has been corrected in control code J.</p> |

(C) Valid Specification

| Item | Date pulished | Document No. | Document Title |
|-------------|----------------------|---------------------|----------------------------------|
| 1 | September 2001 | U15447EJ1V0UM00 | IE-703079-MC-EM1 (User's Manual) |
| 2 | September 2003 | U14665EJ4V0UD00 | V850/SF1 User's Manual |
| | | | |

(D) Direction of Use

| | |
|-------|--|
| No. 1 | Reading FCAN registers |
| | <p><u>Details</u></p> <p>This is additional information for chapter 18.16 Cautions on Use, paragraph <4> of User's Manual U14665EJ4V0UD.</p> <p>Each register content of FCAN is copied to a buffer register during read access in order not to disturb the FCAN macro activity. So, the value being read from FCAN is the content of this buffer register. The actualization of this buffer register is done in two cases:</p> <ol style="list-style-type: none"> 1. The read address is changed. A different FCAN register is read. So, different FCAN registers can be read without notice of this caution. 2. By reading the same FCAN register again, the actualization is done every second read access. So, the first, third, fifth and every continuous odd read access of the same register (without reading a different register in between) will deliver the actual FCAN register content. Even a long time between two equal read accesses will not update the buffer register content. <p>A program using interrupt functions or a complex program structures could read the same FCAN register again without reading a different register in between.</p> <p>If you are unsure if the register you want to read is directly read before, you should read a different register before (dummy read). After the read access to a different register, the desired register could be read and will deliver the actual FCAN register content. Please ensure, that no interrupt function with FCAN read access could disrupt this procedure.</p> <p>The dummy read to a FCAN register should be a different register without changing anything inside the FCAN macro. E.g. the CANn bus active register (CnBA) could be read before reading a different register.</p> |

(E) Revision History

| Item | Date pulished | Document No. | Comment |
|------|---------------|---------------|---|
| 1 | May 15, 2000 | TPS-HE-B-2760 | First release |
| 2 | July 13, 2000 | TPS-HE-B-2761 | added V1.02 |
| 3 | Jan 4, 2001 | TPS-HE-B-2762 | added V1.03 added operating precautions 8 to 13 added section c: 'additional cautions' |
| 4 | Mar 21, 2001 | TPS-HE-B-2763 | added V1.04 added operating precautions 14,15 modified operating precautions 11,13 |
| 5 | Nov 29, 2001 | TPS-HE-B-2764 | added V1.24 added operating precautions 16 to 21 |
| 6 | May 14, 2002 | TPS-HE-B-2765 | added V1.34 changed to new format, included section c 'additional cautions' to section b 'description of operating precautions' corrected several typos |
| 7 | Sep 26, 2002 | TPS-HE-B-2766 | added operating precaution 23 added new disclaimer |
| 8 | June 18, 2003 | TPS-HE-B-2767 | added V1.44 added new disclaimer added operating precaution 24 removed and added precautions |
| 9 | June 22, 2004 | TPS-HE-B-2768 | added V1.55 modified disclaimer added operating precaution 25 |