NEC

Customer Notification

78K0/Kx1 Series[™]

8-Bit Single-Chip Microcontrollers

Operating Precautions

78K0/KB1: μPD780101, μPD780102,μPD780103, μPD78F0103Mx 78K0/KC1: μPD780111, μPD780112,μPD780113, μPD780114 μPD78F0114Mx 78K0/KD1: μPD780121, μPD780122,μPD780123, μPD780124 μPD78F0124Mx 78K0/KE1: μPD780131, μPD780132,μPD780133, μPD780134 μPD780136, μPD780138, μPD78F0134Mx, μPD78F0138Mx 78K0/KF1: μPD780143,μPD780144,μPD780146,μPD780148,μPD78F0148Mx

Document No. TPS-LE-OP-Kx1-1 Date Published August 2005

DISCLAIMER

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

Applicable Law:

The law of the Federal Republic of Germany applies to all information provided by NEC to the Customer under this Operating Precaution document without the possibility of recourse to the Conflicts Law or the law of 5th July 1989 relating to the UN Convention on Contracts for the International Sale of Goods (the Vienna CISG agreement).

Düsseldorf is the court of jurisdiction for all legal disputes arising directly or indirectly from this information. NEC is also entitled to make a claim against the Customer at his general court of jurisdiction.

If the supplied goods/information are subject to German, European and/or North American export controls, the Customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the Customer, the Customer accepts liability for any subsequent customs administration claims with respect to NEC.

Notes: (1) "**NEC**" as used in this statement means NEC Corporation and also includes its direct or indirect owned or controlled subsidiaries.

(2) "**PRODUCT(S)**" means 'NEC semiconductor products' (*NEC semiconductor products* means any semiconductor product developed or manufactured by or for NEC) and/or 'TOOLS' (*TOOLS* means 'hardware and/or software development tools' for NEC semiconductor products' developed, manufactured and supplied by 'NEC' and/or 'hardware and/or software development tools' supplied by NEC but developed and/or manufactured by independent 3rd Party vendors worldwide as their own product or on contract from NEC)

Table of Contents

(A)	Table of Operating Precautions	Error! Bookmark not defined.
(B)	Description of Operating Precautions	6
(C)	Valid Specification	15
(D)	Revision History	16

78K0/Kx1 Series

Mask ROM versions

	Description	78K0/KB1 μPD780101 μPD780102 μPD780103	μPD7 μPD7 μPD7	0/KC1 80111 80112 80113 80114	μPD7 μPD7 μPD7	0/KD1 80121 80122 80123 80124	μPD7 μPD7 μPD7 μPD7 μPD7 μPD7	0/KE1 80131 80132 80133 80134 80136 80138	μPD7 μPD7 μPD7	0/KF1 80143 80144 80146 80148
	Rank ^{Note}	К	K	E	K	E	K	E	K	E
	Version	-	-	-	-	-	-	-	-	-
1	Restriction on writing to flash memory (technical limitation)	-	-	-	-	-	-	-	-	-
2	Restriction in detection voltage in POC and LVI (technical limitation)	-	-	-	-	-	-	-	-	-
3	Restriction on POC (technical limitation)	-	-	-	-	-	-	-	-	-
4	Restriction on clock monitor (technical limitation)	-	-	-	-	-	-	-	-	-
5	Restriction on automatic transfer 3-wire CSI (technical limitation)	-	-	-	-	-	-	-	-	-
6	Restriction on SBF transmission using UART6 (direction of use)	X	X	X	X	X	X	X	X	X
7	Restriction on16-bit timer output (direction of use)	X	X	X	X	X	X	X	X	X
8	Restriction on connection when XT1 is not used (technical limitation)	-	X	~	X	~	X	1	X	1
9	Restriction on oscillation stabilization time (direction of use)		X	X	X	X	X	X	X	X

Flash memory version

	Description	ł	78K0 JPD78)/KB1 3F010)3)/KC1 3F0114		0/KD1 8F0124)/KE1 3F0134 3F0138		78k µPD7	(0/KF 78F0 ⁻	-	
	Rank ^{Note}	Ι			Κ	K	E	К	E	K	E	Ι			Κ	Е
	Version	1.0	1.1 - 2.2	2.2	-	-	-	-	-	-	-	1. 1	2. 0	2. 1	-	-
1	Restriction on writing to flash memory (technical limitation)	X	\checkmark	\checkmark	\checkmark	-	-	-	-	-	-	-	-	-	-	-
2	Restriction in detection voltage in POC and LVI (technical limitation)	X	~	~	\checkmark	-	-	-	-	-	-	-	-	-	-	-
3	Restriction on POC (technical limitation)	X	\checkmark	\checkmark	\checkmark	-	-	-	-	-	-	-	-	-	-	-
4	Restriction on clock monitor (technical limitation)	X	X	\checkmark	\checkmark	-	-	-	-	-	-	-	-	-	-	-
5	Restriction on automatic transfer 3-wire CSI (technical limitation)	-	-	-	-	-	-	-	-	-	-	X	X	\checkmark	~	\checkmark
6	Restriction on SBF transmission using UART6 (direction of use)	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
7	Restriction on16-bit timer output (direction of use)	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8	Restriction on connection when XT1 is not used (technical limitation)	-	-	-	-	X		X	\checkmark	X	1	X	X	X	X	✓
9	Restriction on oscillation stabilization time (direction of use)	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

✓ : Not applicableX : applicable

Note: The rank is indicated by the letter appearing at the 5th position from the left in the lot number, marked on each product.

Customer Notification TPS-LE-OP-Kx1-1

(A) Description of Operating Precautions

No. 1	UART 6
	Restriction on writing to flash memory
	(technical limitation)
	Details UART6 cannot be used in flash memory writing communication mode. Writing to the flash memory cannot be performed when UART6 is used in flash memory writing communication mode. Do not use UART6 for flash memory writing, use the 3-wire serial I/O or UART0 instead.

No. 2	Restriction in detection voltage in POC and LVI (technical limitation)
	<u>Details</u> The voltage detected by the power-on-clear circuit (POC) and low-voltage detector (LVI) is 0.1 to 0.3 V (TYP.) lower than that of the specification.



No. 4	Restriction on clock monitor							
	clock monitor op Once bit 0 of CL using a method of monitor can actu	átus of CLM (clock monitor mod eration is set. M (clock monitor mode register other than RESET input or inter ally be set by manipulating CLI	de register) can be manipulated) is set (1), the clock monitor car nal reset signal. However, opera M by a software instruction. set (1); otherwise the clock moni	nnot be cleared ation of the clock				
		Bit 0 of CLM Register	Clock Monitor Operation					
		0 Stops						
		0	Stops					

		er 3-wire CSI	
When writing			
			ctly depending on the instruction
executed afte	r the write instruct	ion.	
This restriction	n is not applicable	under the following con	dition:
Cond	ition: CSIA0 input	clock (fSCKA) is faster t	han the CPU operating clock (fcpu) x 10
	fcpu x 10 <	SISCKA (ISCKA: C	SIA0 input clock = fx)
This c	condition is only a	oplicable when:	
	elected as the CS	IA0 operating clock, and	1 fx/2 ⁴
fxt is s		PU operating clock (whe	n the main clock is oscillating) in the
		when writing to the buffe	r RAM
			o not match, write the same value again.
Example:	BRAMW1.	MO\/\// AX #0AA55H	
Example.	DIVANIU I.		; Buffer RAM write instruction
		MOVW AX, 10FA00H	,
		CMPW AX,#0AA55H	; Comparison with expected data
		BF PSW.6,\$BRAMW1	
	, BRAMW2:	MOVW AX #5A69H	
		MOVW !0FA02H,AX	; Buffer RAM write instruction
	A . .	:	
		Peserved	
		Reserved	
	17,1111	Buffer RAM	
		32 x 8 bits	
	FA00H		
	F9FFH	Reserved	
		Figure: Buffer BAM Cor	ofiguration
	(technical limi <u>Details</u> When writing transfer functi executed afte This restriction Cond This c fx is s or fxt is s 78K0, <u>Workarounds</u> 1. Interrupts Write data to o the data to co At this time, it When writing	(technical limitation) Details When writing transmit data to the transfer function (CSIA0), data is executed after the write instruct This restriction is not applicable Condition: CSIA0 input fcpu x 10 This condition is only applicable fx is selected as the CS or fxt is selected as the CI 78K0/KF1. Workarounds 1. Interrupts are not disabled or Write data to the buffer RAM ut the data to compare with the wr At this time, it is not necessary for dummy data to the buffer RAM Example: BRAMW1: ; BRAMW2: Addresss FA20H FA1FH FA00H	Details When writing transmit data to the buffer RAM using the transfer function (CSIA0), data may not be written correexecuted after the write instruction. This restriction is not applicable under the following con Condition: CSIA0 input clock (fSCKA) is faster t fcpu x 10 < fSCKA (fSCKA: C This condition is only applicable when: fx is selected as the CSIA0 operating clock, and or fxt is selected as the CPU operating clock (whe 78K0/KF1. Workarounds 1. Interrupts are not disabled when writing to the buffer Write data to the buffer RAM using the 16-bit data transithe data to compare with the written value. If the data data this time, it is not necessary to disable interrupts. When writing an odd number of bytes (if it is needed to 1 dummy data to the buffer RAM at the higher address of Example: BRAMW1: MOVW AX,#0AA55H MOVW I0FA00H CMPW AX,#0AA55H BF PSW.6,\$BRAMW1 is BRAMW2: MOVW AX,#5A69H MOVW I0FA02H,AX MOVW I0F

2. When interrupts are disabled when writing to the buffer RAM (using the 16-bit data transfer instruction)

Disable interrupts using the DI instruction and write data to the buffer RAM using the 16-bit data transfer instruction only. In addition, rewrite the last 2 bytes of the written data again. Do not execute instructions other than NOP and operation instructions between data are written to the buffer RAM and the last 2 bytes are rewritten.

Example:	DI MOVW AX.#0AA55H	; Disables interrupt
	MOVW !0FA00H,AX MOVW AX,#5A69H	; Buffer RAM write instruction
	MOVW !0FA02H,AX	; Buffer RAM write instruction
	MOVW AX,#1234H	
	MOVW !0FA1EH,AX	; Buffer RAM write instruction (last ; address)
	MOVW !0FA1EH,AX EI	; Rewrite ; Enables interrupt

3. When interrupts are disabled when writing to the buffer RAM (using the 8-bit data transfer instruction)

Disable interrupts using the DI instruction and write data to the buffer RAM using the 8-bit data transfer instruction only. In addition, execute a NOP instruction or operation instruction after the last data is written to the buffer RAM.

Example:	DI MOV A.#0AAH	; Disables interrupt
	MOV !0FA00H,A MOV A,#055H	; Buffer RAM write instruction
	MOV !0FA01H,A	; Buffer RAM write instruction
	MOV A,#12H	
	MOV IOFA1FH,A	; Buffer RAM write instruction (last ; address)
	NOP	
	EI	; Enables interrupt

No. 6	Restriction on SBF transmission using UART6
	(direction of use)
	Details Thids limitation occurs when using UART 6 in LIN master mode. The limitation is encountered when sending a SyncBreakField. The following events may occure:
	1. Unexpected length of SyncBreakField Using the special implementation to send the SyncBreakField by setting the SBTT6-Bit in the ASICL6-Register, it may occur that the SyncBreakField will be send with a length of one bit less than the setting in the ASICL6-Register implies.
	2. Illegal data in advance of SyncBreakField Depending on internal timings, illegal data might be sent preceeding the SyncBreakField.
	For detailed description and workaround, pls. refer to the document EACT-BR-5500.pdf.

No. 7	Restrictio (direction	n on16-bit of use)	timer outp	ut					
	be perfore LVS00 is	med correct set to 1 be	tly depend fore setting	ling on the f g TOE00, th	ising 16-Bit t imer output ne LVS00 se eously, the t	control reg ttings are i	ister TOC0 nvalid and	0 setting til a low level	ming. If
	Symbol	7	6	5	4	3	2	1	0
	TOC00	0	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
		LVS00 0 1 1	LVR00 0 1 0 1	No change Timer outp	out F/F is res out F/F is set	et (0)			
		TOE	E00	Timer outp	out control				
		C		Output dis					
		1		Output ena	abled				
	the timer.	t TOE00 to	1 to enab	le timer out	put and ther	n set LVS00) to 1 to ou	tput a high	level from
	Program	example.							
			C00,#0000 C00,#0001	1011B ;	16-Bit timer (Other setting Timer outpu	is and time	r output F/I		high level
	N	10V TM(C00,#0000	1100B ;	Timer operat	tion started			

Restriction on connection when XT1 is not used (technical limitation) <u>Details</u> When the unused XT1 pin is connected under the following condition, the operating current increases by approx. 5 mA.							
Condition: The regulator is XT1 pin is connected to VDD.	s used (the REGC pin is connecte	d to Vss vis a 1 ∫F capacitor) and t					
VDD) or if the XT1 and XT	t apply if the regulator is not use 2 pins are connected to the sub stween connection of XT1 and R						
	Regulator Is Not Used	Regulator Is Used					
	(REGC Pin Is Connected to Vob)	(REGC Pin Is Connected to Vss via					
		1 µF Capacitor)					
Subclock is used	Not affected by restriction.	Not affected by restriction.					
(A 32.768 kHz resonator							
is connected to XT1, XT2)							
Subclock is not used	Not affected by restriction.	The operating current increases by					
(XT1 is connected to VDD		approx. 5 mA.					
and XT2 is left open)							
	Vod XT1 XT2 REGC Vss						
temporary workarounds. • Connect the XT1	d and the XT1 pin is not used, imp pin to the REGC pin directly. pin to Vss. With this workaround, I eral μΑ.						



Table 2. Relationship Between Connection of XT1 Pin When It Is Not Used, Temporary Workaround, and Permanent Workaround

Connection of XT1 Pin When It Is Not Used		KD1, KE1, KF1	KD1, KE1, KF1	78K0/Kx1+ ^{Note}
		Before Modification	After Modification	
Current	Connect XT1 pin to VDD	Not affected by	Not affected by	Not affected by
connection	(when regulator is not used,	restriction.	restriction.	restriction.
	REGC pin is connected to			
	VDD)			
	Connect XT1 pin to VDD	The operating current	The operating current	Not affected by
	(when regulator is used, a 1	increases by approx. 5	increases by approx. 5	restriction.
	µF capacitor is connected	mA.	mA.	
	to REGC pin)			
Temporary	Connect XT1 pin to REGC	Not affected by	Not affected by	Leave the REGC pin
workaround	pin (when regulator is used,	restriction.	restriction.	open; otherwise a
	a 1 µF capacitor is			through current may flow
	connected to REGC pin)			in the XT1 and XT2 pins
Permanent	Connect XT1 pin to Vss	The operating current	Not affected by	Not affected by
workaround	(when regulator is not used,	increases by several µA.	restriction.	restriction.
	REGC pin is connected to			
	VDD)			
	Connect XT1 pin to Vss	The operating current	Not affected by	Not affected by
	(when regulator is used, a 1	increases by several µA.	restriction.	restriction.
	μF capacitor is connected			
	to REGC pin)			

No. 9	Restriction on oscillation stabilization time					
	(direction of use) <u>Details</u> When the OSTS register (oscillation stabilization time select register) is used with a specific setting other than the initial value and the main clock oscillation stabilization time is checked using the OSTC register (oscillation stabilization time counter status register), the correct value may not be read.					
	Condition					
	OSTC Operating Status	OSTS Value Setting	OSTS Value Change Pattern (OSTS Initial Value = 05H)	Whether or Not This Restriction Is Applicable		
	Count status after reset or standby release	OSTS value is not set (Initial value is used)	-	Not applicable		
		OSTS value is set	05H (101) → 05H (101)	Not applicable		
			$05H (101) \rightarrow 04H (100)$ 05H (101) $\rightarrow 03H (011)$	Not applicable Applicable		
			05H (101) → 02H (010)	Applicable		
			05H (101) → 01H (001)	Not applicable		
			Consult NEC Electronics in regards to change patterns	-		
	Other than above		other than above.	Not applicable		

Workaround

Do not use the OSTS register under the condition to which this restriction applies. When using the OSTS register under the condition to which this restriction applies, check the oscillation stabilization time using the OSTC register before setting the OSTS register.

(B) Valid Specification

ltem	Date published	Document No.	Document Title
1	Feb 2005 or later	U15836EJ	78K0/KB1 User's Manual
2	Feb 2005 or later	U16227E	78K0/KC1 User's Manual
3	Nov 2003 or later	U16315E	78K0/KD1 User's Manual
4	July 2005 or later	U16228E	78K0/KE1 User's Manual
5	June 2005 or later	U15947E	78K0/KF1 User's Manual

(C) Revision History

ltem	Date published	Document No.	Comment
1	August, 2005	TPS-LE-OP-Kx1-1	1 st Release of merged version of all Kx1 products