

NEC

Customer Notification

μPD780948 Subseries μPD780948A Subseries™

8-bit Single-Chip Microcontrollers

Operating Precautions

**μPD780948
μPD78F0948
μPD780948A
μPD78F0948A**

Document No. TPS-LE-OP-F0948A-2 (3rd edition)
Date Published March 2005

© NEC Electronics (Europe) GmbH

DISCLAIMER

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

Applicable Law:

The law of the Federal Republic of Germany applies to all information provided by NEC to the Customer under this Operating Precaution document without the possibility of recourse to the Conflicts Law or the law of 5th July 1989 relating to the UN Convention on Contracts for the International Sale of Goods (the Vienna CISG agreement).

Düsseldorf is the court of jurisdiction for all legal disputes arising directly or indirectly from this information. NEC is also entitled to make a claim against the Customer at his general court of jurisdiction.

If the supplied goods/information are subject to German, European and/or North American export controls, the Customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the Customer, the Customer accepts liability for any subsequent customs administration claims with respect to NEC.

- Notes:**
- (1) **"NEC"** as used in this statement means NEC Corporation and also includes its direct or indirect owned or controlled subsidiaries.
 - (2) **"PRODUCT(S)"** means 'NEC semiconductor products' (*NEC semiconductor products* means any semiconductor product developed or manufactured by or for NEC) and/or 'TOOLS' (*TOOLS* means 'hardware and/or software development tools' for NEC semiconductor products' developed, manufactured and supplied by 'NEC' and/or 'hardware and/or software development tools' supplied by NEC but developed and/or manufactured by independent 3rd Party vendors worldwide as their own product or on contract from NEC)

Table of Contents

(A)	Table of Operating Precautions.....	4
(B)	Description of Operating Precautions.....	7
(C)	Valid Specification.....	16
(D)	Revision History	17

μPD780948 and μPD780948A Subseries

(A) Table of Operating Precautions

No.	Outline	μPD78F0948				μPD780948
		Rev.	V4.0	V5.1	V6.0	V3.0
		Rank ^{Note}	E	X, M	H, W	E
1	DCAN The compare state machine for frame reception (Technical Limitation)		X	✓	✓	✓
2	DCAN Change from Error Active State to Error Passive State during error frames (Technical Limitation)		X	✓	✓	✓
3	DCAN Hard synchronization during all required situations (Technical Limitation)		X	✓	✓	✓
4	DCAN Hard synchronization instead of soft synchronization (Technical Limitation)		X	✓	✓	✓
5	DCAN Suspend transmission operation (Technical Limitation)		X	✓	✓	✓
6	DCAN REDEF Limitation (Technical Limitation)		X	X	X	X
7	DCAN SLEEP request (Technical Limitation)		X	X	X	X
8	DCAN Initialization of TXA bits (Technical Limitation)		X	X	X	X
9	DCAN Sample point Timing, Glitch Detection and Resynchronization (Technical Limitation)		X	X	X	X
10	DCAN Resynchronization (Technical Limitation)		X	X	X	X
11	DCAN RTR mask result information (Technical Limitation)		X	X	✓	X
12	DCAN High Speed RX Loss and falsified TX ID		X	X	X	X
13	DCAN Extended Identifier (Technical Limitation)		X	X	X	X

No.	Outline	μ PD78F0948			μ PD780948	
		Rev.	V4.0	V5.1	V6.0	V3.0
		Rank ^{Note}	E	X, M	H, W	E
14	Timer 5n – Data match Interval timer mode (Technical Limitation)	X	✓	✓	✓	
15	Timer 5n – Data match Square wave output mode (Technical Limitation)	X	✓	✓	✓	
16	Timer 5n – Data match PWM mode (Technical Limitation)	X	✓	✓	✓	
17	Timer 5n – Interrupt (Technical Limitation)	✓	X	✓	X	
18	Flash memory characteristics (Technical Limitation)	X	X	✓	No Flash	
19	Flash programming (Technical Limitation)	X	✓	✓	No Flash	

✓ : Not applicable
 X : applicable

Note: The rank is indicated by the letter appearing at the 5th position from the left in the lot number, marked on each product.

No.	Outline	μPD78F0948A			μPD780948A			
		Rev.	V6.0			V4.1		
		Rank ^{Note}	all			all		
6	DCAN REDEF Limitation (Technical Limitation)	X			X			
7	DCAN SLEEP request (Technical Limitation)	X			X			
8	DCAN Initialization of TXA bits (Technical Limitation)	X			X			
9	DCAN Sample point Timing, Glitch Detection and Resynchronization (Technical Limitation)	X			X			
10	DCAN Resynchronization (Technical Limitation)	X			X			
13	DCAN Extended Identifier (Technical Limitation)	X			X			

✓ : Not applicable
X : applicable

Note: The rank is indicated by the letter appearing at the 5th position from the left in the lot number, marked on each product.

(B) Description of Operating Precautions

No. 1	<p>DCAN The compare state machine for frame reception (Technical Limitation)</p>
	<p><u>Details</u> The state machine responsible for the comparison of received identifiers with the identifiers in the RAM is started when the first data arrives. When a stuff error is encountered, the frame is interrupted. At that time the compare machine may wait for an additional identifier bit from the bus until the expected data is received from the next receive frame. Then the comparison is executed on mixed data from two frames.</p>
No. 2	<p>DCAN Change from Error Active State to Error Passive State during error frames (Technical Limitation)</p>
	<p><u>Details</u> The CAN protocol requires a change from Error Active to Error Passive when one error counter (REC or TEC) is greater than 127. The DCAN does not change the status due to uninterrupted transmission of error frames when the counter passes the Error Passive level. Instead it will go into Bus Off State (@ TEC = 255) when the error frames were caused during a transmission of a frame. For error frames caused during reception of a frame the DCAN keeps transmitting active error frames until it can detect the dominant level.</p>
No. 3	<p>DCAN Hard synchronization during all required situations (Technical Limitation)</p>
	<p><u>Details</u> The DCAN performs the hard synchronization only when the bus is idle as described in the original protocol. It does no hard synchronization when one node sends its start of frame already in the 3rd bit of the Intermission field. The DCAN performs a soft synchronization instead. This may lead to an error during the reception of the frame. This occurs only when the different nodes on the bus have high oscillator tolerances</p>
No. 4	<p>DCAN Hard synchronization instead of soft synchronization (Technical Limitation)</p>
	<p><u>Details</u> The DCAN performs synchronization similar to a hard synchronization when a dominant to recessive edge is detected in the last time quantum before the Sample point. This may result in a synchronization error during the rest of the frame.</p>

No. 5	DCAN Suspend transmission operation (Technical Limitation)
	<p><u>Details</u> In case the DCAN is error passive and a transmission is waiting, the transmitter has to wait for suspend transmission time to be passed, before it can transmit any data on the bus. This delay can cause the following reactions</p> <ul style="list-style-type: none"> a) When another node starts a frame in the third bit of the intermission the DCAN does not synchronize to this frame. This leads to an error during the reception of the frame. In case the DCAN is already Error Passive the data is lost. The DCAN may also send one dominant bit on the bus. It depends on the identifier of the frame that is waiting for transmit in the DCAN b) When another node starts a frame with the first bit of bus idle the DCAN may transmit one dominant bit that can destroy the arbitration process. In addition the next frame to be transmitted may have a wrong identifier.
No. 6	DCAN REDEF Limitation (Technical Limitation)
	<p><u>Details</u> When the REDEF function is executed for a particular receive message buffer during message reception, unexpected message reception in another receive message buffer can occur. Also a message for a buffer not put into redefinition state may not be received although the acceptance filter criteria is met.</p> <p>For detailed description and workaround, pls. refer to the document EACT-BR-5006-1.0.pdf or later.</p> <p><u>Workaround</u> Issue REDEF function only directly after 'bus idle' was detected. Use RXF and TXF bits in CAN control register CANC for this purpose and disable all interrupt during these operations. Alternatively the regular initialization mode can be used for re-configuration of the message buffer area or when REDEF was used to provide data consistency, this method needs to be replaced by the normal method using DN and MUC bit.</p>
No. 7	DCAN SLEEP request (Technical Limitation)
	<p><u>Details</u> The DCAN cannot be set to SLEEP or STOP mode when an error frame was last on the bus. After detecting a valid frame this lock is abolished. This behavior has no influence to the CAN protocol on the CAN bus.</p> <p><u>Workaround</u> Set the DCAN in INIT mode and check the state with the INITSTATE bit in the CANES register. Then leave the INIT mode again. After the DCAN has synchronized to the bus (detecting 11 recessive bits) and has detected the idle state (19 recessive bits) a request for SLEEP or STOP will be accepted.</p>


No. 8	<p>DCAN Initialization of TXA bits (Technical Limitation)</p>
	<p><u>Details</u> Setting INIT in the CANC register does not clear the bits 2 and 3 in TCR register (TXAn). Therefore the first transmit in each buffer can be aborted, depending on the status of TXAn before INIT mode. After RESET TXAn bit is cleared.</p> <p><u>Workaround</u> If TXAn is set after leaving INIT mode, the first transmission for buffer n has to be checked with the TXCn bit. The TXCn bit is valid after TXRQn is cleared by the DCAN. If TXCn is zero the message was not transmitted successfully and has to be requested again.</p>
No. 9	<p>DCAN Sample point Timing, Glitch Detection and Resynchronization (Technical Limitation)</p>
	<p><u>Details</u> Sample point Timing: The real sample point is before the allowed position. It is not possible to adjust the sample point to the segment change from PHSEG1 (TSEG1) to PHSEG2 (TSEG2). This leads to a reduction of the maximal wire length.</p> <p>Glitch Detection: If during CAN Bus IDLE a glitch is located on the bus in the last two time quanta before the expected sample point location, it could be interpreted as Start of Frame. As a result a Stuff Bit Error will be detected and an ERROR Frame will be transmitted.</p> <p>Resynchronization: If a receiving CAN node recognizes a falling edge in Phase Buffer Segment 2, this segment has to be shortened due to CAN Specification 2.0B. No synchronization is performed when the falling edge is in the last time quanta of PHSEG2 and a dominant bit is next to send. This could happen if the module is in its arbitration phase (transmit mode) or it sends an acknowledge flag (receive mode).</p>
No. 10	<p>DCAN Resynchronization (Technical Limitation)</p>
	<p><u>Details</u> According to the CAN protocol specification (BOSCH CAN specification, version 2.0, Sept. 1991, part A, chapter 8) a CAN node has to perform a soft-synchronization, when acting as a transmitter sending a dominant bit if a recessive to dominant edge occurs after the sample point within phase segment 2. This scenario is only encountered in case of a disturbance. For this case the soft-synchronization is not performed by the implementations listed below. As a consequence the nominal length of an error frame that follows this disturbance can be extended by the amount of time quanta allocated for the synchronization jump width.</p>

No. 11	DCAN RTR mask result information (Technical Limitation)
	<p><u>Details</u> Using mask function allows masking the RTR bit, but without storing of the information which RTR was received, in bit 0 of the IDREC1 of the accessed receive buffer. Due to this, it can not be distinguished between data frame and remote frame after reception. The DLC is same in both cases. So it is not known whether new data or just a remote frame arrived.</p>
No. 12	DCAN High speed RX Loss and falsified TX ID (Technical Limitation)
	<p><u>Details</u> For detailed description and workaround, pls. refer to the document EACT-BR-5004-1.0.pdf or later.</p>
No. 13	DCAN Extended Identifier (Technical Limitation)
	<p><u>Details and Workaround</u> The DCAN encounters an unexpected behavior with respect to the reception of messages with Extended Identifier. While error-Frames or stuff-Bit-errors occur on the CAN-bus within specific time-slots, the data-contents of messages with same Standard ID-part, but differing within the Extended ID-part, can be mixed, may be lost or wrong stored.</p> <p>For detailed description and possible workarounds pls. refer to the document EACT-BR-5010-1.2 or later.</p>

No. 14	Timer 5n – Data match Interval timer mode (Technical Limitation)
--------	--


Details

When the compare value is written to the compare register CR5n and the timer register TM5n matches the value of the compare register CR5n, no interrupt INTT5n will be generated.



No. 15	Timer 5n – Data match Square wave output mode (Technical Limitation)
--------	--


Details
 When the compare value is written to the compare register CR5n and the timer register TM5n matches the value of the compare register CR5n, no interrupt INTTM5n will be generated. Additionally, the output flip-flop is not inverted.



No. 16	Timer 5n – Data match PWM mode (Technical Limitation)
--------	---

Details

When the compare value is written to the compare register CR5n and the timer register TM5n matches the value of the compare register CR5n, no interrupt INTTM5n will be generated. When the compare value is written or read to/from the compare register CR5n at the time the timer overflows, the PWM output is undefined for one cycle.



No. 17	Timer 5n – Interrupt (Technical Limitation)
<p><u>Details</u></p> <p>The Timer5n generates a carry information in the PWM-Mode, if the counter reaches the value 0FFh. This signal is used to generate the interrupt signal. If during that time TCE5n bit is cleared a second interrupt might be generated.</p> <p>Delays in two depending paths are in a race condition. This occurs depending on process condition and operation condition such as VDD and temperature.</p> <div data-bbox="552 525 1120 1008" style="text-align: center;"> <p>The diagram illustrates the race condition between the timer counter reaching 00h and the TCE5x bit being cleared. It shows the state of TM5x, TCE5x, the interrupt signal, and the interrupt register under two conditions: successful acknowledgment (no fail) and failure to acknowledge (fail).</p> </div> <p>As shown in the diagram above, the second interrupt can only occur if the interrupt is acknowledged, the TCE5x is cleared and the Timer5n has the value 00h after an overrun. This scenario is only feasible if the Timer5n is configured with a slow pre-scaler clock and a short interrupt time.</p> <p><u>Workaround</u></p> <p>Mask the interrupt before stopping the operation of Timer5n with resetting the register TCE5n. Please see below a few sample code lines:</p> <pre> : SET1 TMMK5n ;Mask the interrupt of Timer5n CLR1 TCE5n ;Stop operation of Timer5n CLR1 TMIF5n ;Clear the interrupt register of Timer5n CLR1 TMIF5n ;Clear the interrupt register of Timer5n CLR1 TMMK5n ;Clear the mask of the interrupt of Timer5n : </pre>	

No. 18	Flash memory characteristics (Technical Limitation)				
	<u>Details</u> V4.0 and V5.1 do not satisfy the specification with respect to the number of W/E cycles.				
		Number of W/E Cycles	Operating Temperature	Temperature for Rewriting	Data Retention Time
	Target specification	20 Times	-40 to +85°C	+10 to +40°C	10 Years
	V4.0 and V5.1	5 Times	-40 to +85°C	+10 to +40°C	10 Years
V6.0	20 Times	-40 to +85°C	+10 to +40°C	10 Years	

No. 19	Flash programming (Technical Limitation)			
	<p><u>Details</u> The μPD78F0948 V4.0 cannot be programmed via the UART and SIO interface as specified when the flashMaster is used.</p> <p><u>Workaround</u> For programming the μPD78F0948 V4.0 use the SIO interface and supply a device clock of 4MHz (crystal) from the target.</p> <p>The flashMaster must then be set as follows: COM port = CSI Ch-0 SIO clock = 100kHz Target = 8MHz (although target board crystal is 4MHz)</p> <p>Verification is already done when the displayed message after programming is OK. An additional verification can only be achieved by using the programming function with the same HEX file again.</p>			

(C) Valid Specification

Item	Date published	Document No.	Document Title
1	April 2003	U16506EE1V0UD00	μ PD780948A Subseries Preliminary User's Manual
2	April 2003	U12670EE3V0UD00	μ PD780948 Subseries User's Manual

(D) Revision History

Item	Date published	Document No.	Comment
1	July 24, 2003	TPS-LE-OP-F0948A	1 st Release
2	January 21, 2005	TPS-LE-OP-F0948A-1	1 st Update Items 3 to items 5 added
3	March 7, 2005	TPS-LE-OP-F0948A-2	2 nd Update Merging of documents TPS-LE-OP-F0818-1 and TPS-LE-OP-F0948-3 μ PD780948 Subseries: Addition of item 13 μ PD780948A Subseries: Addition of item 13