

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RenesasTechnology Corp.

Product Category	MPU&MCU	Document No.	TN-SH7-A564A/E	Rev.	1.00
Title	Notice for buffer registers of Multi-Function Timer Pulse Unit 2 (MTU2) and Multi-Function Timer Pulse Unit 2S (MTU2S) in complementary PWM mode		Information Category	Technical Notification	
Applicable Product	R5S72060W200FPV	Lot No.	Reference Document	SH7206 Group Hardware Manual (Mar.18.05 REJ09B0191-0100 Rev.1.00)	
	R5E72060W200FPV	ALL			

There is a notice for buffer registers of Multi-Function Timer Pulse Unit 2 (MTU2) and Multi-Function Timer Pulse Unit 2S (MTU2S) in complementary PWM mode.

1. Content

In complementary PWM mode 1,2 and 3, when compare match occurs for the timer general register (TGRD_3, TGRC_4, TGRD_4) set as buffer activation, corresponding bit in status register (TSR_3, TSR_4) is illegally set as 1.

2. Condition

The above illegal operation occurs when the following condition is satisfied.

- In complementary PWM mode 1,2 and 3, compare match occurs between TCNT and timer general register (TGRD_3, TGRC_4, TGRD_4) set as buffer activation in the crest or trough of Tb period.




Figure 1 Tb period in complementary PWM mode

3. Notice

Notice for the above illegal operation is shown below.

- In order to restrain compare match interrupt request by register set as buffer activation, please set 0 for the corresponding bit of timer interrupt enable register (TIER) in timer general register set as buffer activation.