

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-V85-A006A/E	Rev.	1.00
Title	Note about the RYO output delay time of the clock synchronous serial interface (CSIH, CSIG)		Information Category	Technical Notification	
Applicable Product	V850E2/Px4 series V850E2/Px4-L series	Lot No.	Reference Document	User Manual of each product	
		All lots			

There is modification in an electrical characteristic of clock synchronous serial interface (CSIH, CSIG) RYO output delay. This RENESAS Technical update will mention the change contents and the manual correction contents.

1. Modification items

The target function blocks (CSIH, CSIG) of each product series are shown in table below.

Product nick name	Spec change function block
V850E2/Px4	CSIG, CSIH
V850E2/Px4-L	CSIG

(1) Electrical characteristic change at the CSIG slave mode (RYO output delay).

When CSIGnSC cycle time (t_{KCYS}) is smaller than 8 times of the PCLK cycle (t_{PCLK}) as following figure 1, 1 cycle t_{PCLK} is added to the RYO output delay (t_{SRYO}).

There is no spec change when CSIGnSC cycle time (t_{KCYS}) is more than 8 times PCLK cycle.

(2) Electrical characteristic change at the CSIH slave mode (RYO output delay).

When CSIHnSC cycle time (t_{KCYS}) is smaller than 8 times of the PCLK cycle (t_{PCLK}) as following figure 1, 1 cycle t_{PCLK} is added to the RYO output delay (t_{SRYO}).

There is no spec change when CSIHnSC cycle time (t_{KCYS}) is more than 8 times PCLK cycle.




Figure 1. CSIGnSC/CSIHnSC and CSIGnRYO/CSIHnRYO timing chart

2. Manual modification

2-1. V850E2/Px4

(1) CSIG Electrical characteristic modification points

The CSIGNRYO output delay (tSRYO) is changed as below.

Item	Symbol	Conditions	MIN.	TYP.	MAX.	unit
CSIGNRYO output delay	tSRYO	$t_{KCYS} \geq 8 \times t_{PCLK}$			30	ns
		$t_{KCYS} < 8 \times t_{PCLK}$			$30 + t_{PCLK}$	ns

(2) CSIH Electrical characteristic modification points

The CSIHnRYO output delay (tSRYO) is changed as below.

Item	Symbol	Condition	MIN.	TYP.	MAX.	unit
CSIHnRYO outout delay	tSRYO	$t_{KCYS} \geq 8 \times t_{PCLK}$			30	ns
		$t_{KCYS} < 8 \times t_{PCLK}$			$30 + t_{PCLK}$	ns

2-2. V850E2/Px4-L

(1) CSIG Electrical characteristic modification points

The CSIGNRYO output delay (tSRYO) is changed as below.

Item	Symbol	Condition	MIN.	TYP.	MAX.	unit
CSIGNRYO output delay	tSRYO	$t_{KCYS} \geq 8 \times t_{PCLK}$			30	ns
		$t_{KCYS} < 8 \times t_{PCLK}$			$30 + t_{PCLK}$	ns