

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-V85-A025A/E	Rev.	1.00
Title	Note about the RY output delay time of the clock synchronous serial interface (CSIG)		Information Category	Technical Notification	
Applicable Product	V850E2/Dx4 series V850E2/Dx4-H series	Lot No.	Reference Document	Data Sheet of each product	
		All lots			

There is modification in an electrical characteristic of clock synchronous serial interface (CSIG) CSIG0RY output delay time. This RENESAS Technical update will mention the change contents and the manual correction contents.

1. Modification items

(1) Electrical characteristic change at the CSIG slave mode (CSIG0RY output delay time).

When CSIGNSC cycle time (t_{KCYS}) is smaller than 8 times of the Module clock cycle time (t_{KCY}) as following figure 1, 1 cycle t_{KCY} is added to the CSIG0RY output delay time (t_{DRYO}).

There is no spec change when CSIGNSC cycle time (t_{KCYS}) is more than 8 times of the Module clock cycle time.




Figure 1. CSIG0SC and CSIG0RY timing chart

2. Manual modification

(1) CSIG Electrical characteristic modification points

The CSIG0RY output delay time (tDRYO) is changed as below.

Parameter	CT	Symbol	Condition		Ratings			Unit
					MIN.	TYP.	MAX.	
Ready / Busy output signal (CSIG0RY) output delay time (vs. CSIG0SC input) ^d	DS	tDRYO	filtered (DNF) ^a	$tKCYS \geq 8 \times tKCY$			30 + tdDNFSCI(max)	ns
				$tKCYS < 8 \times tKCY$			30 + tdDNFSCI(max) + tKCY	ns
			filter-bypassed ^c	$tKCYS \geq 8 \times tKCY$			30	ns
				$tKCYS < 8 \times tKCY$			30+tKCY	ns