

NEC

Customer Notification

Flash Programmer

PG-FP5-EE

Operating Precautions

Document No. U19016EE1V11F00
Date Published April 2008

© NEC Electronics (Europe) GmbH

DISCLAIMER

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agrees and acknowledges that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

PRODUCT(S) are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to PRODUCT(S) developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of PRODUCT(S) depend on its quality grade, as indicated below. Customers must check the quality grade of each PRODUCT(S) before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support etc.

The quality grade of PRODUCT(S) is "Standard" unless otherwise expressly specified in NEC data sheets or data books, etc. If customers wish to use PRODUCT(S) in applications not intended by NEC, they must contact NEC sales representative in advance to determine NEC's willingness to support a given application.

If the supplied goods/information are subject to Japanese, German, European and/or North American export controls, the customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the customer, the customer accepts liability for any subsequent customs administration claims with respect to NEC.

- Notes:**
- (1) "**NEC**" as used in this statement means NEC Electronics Corporation and also includes its direct or indirect owned or controlled subsidiaries.
 - (2) "**PRODUCT(S)**" means any product developed or manufactured by or for NEC (as defined above).

Table of Contents

(A)	Product Version	4
(B)	Table of Additions and Changes to Specifications.....	5
(C)	Description of Additions and Changes to Specifications.....	6
(D)	Table of Cautions.....	10
(E)	Description of Cautions.....	10
(F)	Table of Restrictions.....	11
(G)	Description of Restrictions.....	11
(H)	Valid Specification	16
(I)	Revision History	17

Operating Precautions for PG-FP5

This document describes specifications added or changed, restrictions, and cautions on using the PG-FP5. Also refer to the user's manual of the PG-FP5 for cautions on using the PG-FP5.

Refer to the following documents for the restrictions in the target device.

- User's manual of target device
- Restrictions notification document for target device

(A) Product Version

Item No.	Control Code ^{Note}	Firmware	FPGA	Programming GUI	Remark
<1>	A	V1.00	V1	V1.00	
<2>		V1.01	V1	V1.00	
<3>		V2.00	V2	V2.00	
<4>		V2.01	V2	V2.01	

<Version confirmation>

- Firmware version: Displayed by selecting [Reset] from the [Programmer] menu
- FPGA version: Displayed by selecting [Reset] from the [Programmer] menu
- Programming GUI version: Displayed by selecting [About FP5] from the [Help] menu

Note The "Control Code" is the second digit from the left in the 10-digit serial number. If the product has been upgraded, a label indicating the new version is attached to the product and the x in V-UP x on this label indicates the control code.

(B) Table of Additions and Changes to Specifications

No.	Outline	PG-FP5-EE				
		Product Version (Item No.)	<1>	<2>	<3>	<4>
b1	Modification of Cancel button specification		X	○	○	○
b2	Addition of FP5 Manager functions		X	X	○	○
b3	Addition of communication command functions		X	X	○	○
b4	Addition of remote connector functions		X	X	○	○
b5	Change of location of [Erase memory before download] check box		X	X	○	○
b6	Addition of specification related to [Checksum] command display		X	X	○	○
b7	Addition of program file size check function		X	X	○	○
b8	Addition of [Enable target RESET] function		X	X	○	○
b9	Change of specification related to action log window view		X	X	○	○
b10	Change of specification related to message display view		X	X	○	○
b11	Addition of specification that enables specification of storage destination of ESF and PR5 files		X	X	○	○
b12	Addition of program file upload function		X	X	○	○
b13	Change of GUI language to Japanese for Japanese version OS <Japanese version only>		X	X	X	○
b14	Addition of specification of UART communication at 500 kbps		X	X	X	○

- : Not relevant
- : Specification change implemented
- X : Specification change not implemented

(C) Description of Additions and Changes to Specifications

No. b1	Modification of Cancel button specification
	<p><u>Details</u></p> <p>The function of the Cancel button on the PG-FP5 main unit has been modified so that cancellation, which was applied to all commands, is only applied to the Read command.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V1.01, FPGA: V1, GUI: V1.00) and later.</p>
No. b2	Addition of FP5 Manager functions
	<p><u>Details</u></p> <p>The following FP5 Manager functions have been added. Refer to the user's manual for function details.</p> <ul style="list-style-type: none"> • Password function • Upload disable function • Device setup disable function • Bank mode enable function • Simple mode enable function • Checksum compare function • Reset pin characteristics switch function <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>
No. b3	Addition of communication command functions
	<p><u>Details</u></p> <p>The PG-FP5 main unit can now be manipulated via communication software by using communication commands, with the PG-FP5 being connected to the host machine via the serial connector. Refer to the user's manual for function details.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>

No. b4	Addition of remote connector functions
<p><u>Details</u></p> <p>The PG-FP5 main unit can now be manipulated from remote locations by connecting an external control unit to the PG-FP5 via the remote connector. Remote operation enables manipulating and checking of programming and PASS/ERROR display from the external control unit. Refer to the user's manual for function details.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. b5	Change of location of [Erase memory before download] check box
<p><u>Details</u></p> <p>The location of the [Erase memory before download] check box has been moved from the [Download file] dialog box to the [Object HEX file] area on the [Target] tab in the Device Setup dialog box.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. b6	Addition of specification related to [Checksum] command display
<p><u>Details</u></p> <p>The checksum result is now displayed in the message display even while the [Checksum] command is being executed, either via the programming GUI or the command option during standalone operation.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. b7	Addition of program file size check function
<p><u>Details</u></p> <p>If the addresses of a downloaded program file are out of the address range set in the [Operation mode] area on the [Standard] tab in the Device Setup dialog box, warning message "WARNING: HEX file exceeds target device flash range." is now displayed in the action log window when the Program, Verify, or Autoprocedure(E.P.) command is executed.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. b8	Addition of [Enable target RESET] function
<p><u>Details</u></p> <p>The [Enable target RESET] function has been added. When this function is enabled, the RESET pin goes into input mode (Hi-Z), and the FP5 detects rising and falling edges input to the RESET pin immediately after executing a command. Refer to the user's manual for function details.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	
No. b9	Change of specification related to action log window view
<p><u>Details</u></p> <p>The message displayed in the action log window after command execution has been changed from "OK" to "PASS". In addition, the error number is now displayed with the error message, as displayed in the message display.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	
No. b10	Change of specification related to message display view
<p><u>Details</u></p> <p>In conjunction with the addition of new functions in control code A (firmware: V2.00, FPGA: V2, GUI: V2.00), the display of all commands has been updated.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	
No. b11	Addition of specification that enables specification of storage destination of ESF and PR5 files
<p><u>Details</u></p> <p>In products with control code A (firmware: V1.01, FPGA: V1, GUI: V1.00) or earlier, the ESF and PR5 files can only be stored into the FP5_PRJ folder where the programming GUI is installed, but these files can now be stored in an arbitrary folder.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. b12	Addition of program file upload function
<p><u>Details</u></p> <p>A function to upload program files has been added. Uploading can be disabled by using an FP5 Manager function.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	
No. b13	Change of GUI language to Japanese for Japanese version OS <Japanese version only>
<p><u>Details</u></p> <p>The GUI language has been changed to Japanese when used in the Japanese OS.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.01, FPGA: V2, GUI: V2.01) and later.</p>	
No. b14	Addition of specification of UART communication at 500 kbps
<p><u>Details</u></p> <p>Specifications have been changed so that 500 kbps can now be selected as the baud rate of UART communication, even if a target device other than 78K0R microcontrollers is selected. Communication at 500 kbps is not available if this specification is not supported in the target device, though. For the baud rate supported in each target device, see the user's manual for the device or a supplementary document for the parameter files. If a 78K0R microcontroller is used as the target device, communication at 500 kbps is available with Programming GUI V1.00 and later.</p> <p><u>Implementation</u></p> <p>This item has been implemented in products with control code A (firmware: V2.01, FPGA: V2, GUI: V2.01) and later.</p>	

(D) Table of Cautions

No.	Cautions	Action
d1	Cautions for updating firmware from V2.00 to V1.xx	Described in document

(E) Description of Cautions

No. d1	Cautions for updating firmware from V2.00 to V1.xx
	<p><u>Details</u></p> <p>If FP5 firmware is downgraded from V2.00 to V1.xx, the serial number that was displayed at a certain timing, such as during execution of the Reset command of the PG-FP5, is no longer displayed. In addition, the PG-FP5 can no longer operate via USB 1.1. When the PG-FP5 needs to be repaired, consult an NEC Electronics sales representative or distributor.</p> <p>NEC Electronics strongly recommends not to downgrade the firmware from V2.xx to V1.xx.</p>

(F) Table of Restrictions

No.	Outline	PG-FP5-EE			
		Product Version (Item No.)	<1>	<2>	<3>
f1	Restriction whereby "Invalid Device Port" is displayed	X	X	✓	✓
f2	Restriction whereby standalone operation can no longer be performed under specific conditions	X	✓	✓	✓
f3	Restriction whereby erase is performed even if [Erase memory before download] is not selected	X	X	✓	✓
f4	Restriction whereby status bar is displayed incorrectly	X	X	✓	✓
f5	Restriction whereby RESET pin is always pulled up at 5 V when Run after Disconnect is set	X	X	✓	✓
f6	Restriction whereby no clock is supplied when FP5CLK is selected for pseudo 3-wire communication or I2C communication	X	X	✓	✓
f7	Restriction whereby Motorola S type program file is not displayed in the list box	X	X	✓	✓
f8	Restriction whereby FLMD0 pin outputs Low when 78K0S (single-wire UART) is used	X	X	✓	✓
f9	Restriction whereby lowercase letters are illegally converted into uppercase letters when 'upprm' or 'upset' command is executed	X	X	X	✓
f10	Restriction whereby an invalid Checksum result is obtained if a program file is downloaded in Simple mode	–	–	X	✓
f11	Restriction whereby bank switching for the program file cannot be specified in bank mode	–	–	X	✓

- : Not relevant
- ✓ : Not applicable or already corrected
- X : Applicable

(G) Description of Restrictions

No. f1	Restriction whereby “Invalid Device Port” is displayed
	<p><u>Description</u></p> <p>When a PR5 file is downloaded, the message “Invalid Device Port” may be displayed in the action log window. After that, PR5 files can no longer be downloaded correctly.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>

No. f2	Restriction whereby standalone operation can no longer be performed under specific conditions
	<p><u>Description</u></p> <p>If execution of a command is continued using control buttons on the PG-FP5 main unit while the Programming GUI is not running, the message “ERROR: 800 Res. by Watchdog” is displayed in the message display on the PG-FP5 main unit and the subsequent operations may no longer be able to be performed.</p> <p><u>Workaround</u></p> <p>There is no workaround. When this situation occurs, control of the POWER button is also unavailable. Therefore, disconnect the AC adapter and connect it again to restart the PG-FP5.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V1.01, FPGA: V1, GUI: V1.00) and later.</p>

No. f3	Restriction whereby erase is performed even if [Erase memory before download] is not selected
	<p><u>Description</u></p> <p>Erase is performed even if the [Erase memory before download] check box is not selected in the [Download file] dialog box, which is opened via the [Object HEX file] area in the [Target] tab in the Device Setup dialog box.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>

No. f4	Restriction whereby status bar is displayed incorrectly
<p><u>Description</u></p> <p>The status bar is displayed incorrectly in the following cases:</p> <p>(1) An error is displayed erroneously if it takes five or more seconds for SUM data to be returned during Checksum command execution.</p> <p>(2) PASS is displayed erroneously if the code flash is verified to be OK and the data flash is verified to be error.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. f5	Restriction whereby RESET pin is always pulled up at 5 V when Run after Disconnect is set
<p><u>Description</u></p> <p>The RESET pin of the PG-FP5 must go into the Hi-Z state when Run after Disconnect is set, but it is pulled up at 5 V.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. f6	Restriction whereby no clock is supplied when FP5CLK is selected for pseudo 3-wire communication or I2C communication
<p><u>Description</u></p> <p>No clock is supplied when FP5CLK is selected for pseudo 3-wire communication or I²C communication.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. f7	Restriction whereby Motorola S type program file is not displayed in the list box
<p><u>Description</u></p> <p>When a program file of Motorola S type (except for *.hex and *.rec) is selected in the [Download file] dialog box which is opened via the [Object HEX file] area on the [Target] tab in the Device Setup dialog box, the file is not displayed in the list box in the [Object HEX file] area.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. f8	Restriction whereby FLMD0 pin outputs Low when 78K0S (single-wire UART) is used
<p><u>Description</u></p> <p>If the CLK and FLMD0 pins are shorted in the target system when 78K0S (single-wire UART) is used, the FLMD0 pin that should output Hi-Z incorrectly outputs Low, which disturbs programming. (This restriction is applicable only when using a microcontroller that uses the FLMD0 pin before using 78K0S (single-wire UART).)</p> <p><u>Workaround</u></p> <p>Execute the Reset command of the PG-FP5 or turn off and then on the PG-FP5 power before using 78K0S (single-wire UART); the FLMD0 pin afterward outputs Hi-Z.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.00, FPGA: V2, GUI: V2.00) and later.</p>	

No. f9	Restriction whereby lowercase letters are illegally converted into uppercase letters when upprm or upset command is executed
<p><u>Description</u></p> <p>Letter "a" in the format version is illegally converted into "A" when the 'upprm' command is executed. The extension of parameter files are illegally converted into uppercase letters when the 'upset' command is executed. However, use of the files created by these commands does not cause problems.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.01, FPGA: V2, GUI: V2.01) and later.</p>	

No. f10	Restriction whereby an invalid Checksum result is obtained if a program file is downloaded in Simple mode
	<p><u>Description</u></p> <p>If a program file that includes the data flash is downloaded in Simple mode, the checksum result to be displayed in the message display on the PG-FP5 main unit, which should indicate the checksum of the code flash and data flash areas, indicates the checksum of the code flash area only.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.01, FPGA: V2, GUI: V2.01) and later.</p>

No. f11	Restriction whereby bank switching for the program file cannot be specified in bank mode
	<p><u>Description</u></p> <p>When the PG-FP5 operates in bank mode and if a programming area is selected via a bank signal from the remote connector, the programming area selected via the bank signal should usually be selected, but the program file in the programming area selected by the Programming GUI is selected. To PR5 and ESF files, the settings selected via the bank signal are applied.</p> <p>Example:</p> <p style="padding-left: 40px;">Programming area number selected by Programming GUI: 0 Programming area number selected via bank signal: 1</p> <p style="padding-left: 40px;">In this case, PR5 and ESF files in programming area 1 and the program file in programming area 0 are specified.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p><u>Action</u></p> <p>This issue has been corrected in products with control code A (firmware: V2.01, FPGA: V2, GUI: V2.01) and later.</p>

(H) Valid Specification

Item	Date published	Document No.	Document Title
1	March 2008	U18865EJ2V0UM00	User's Manual PG-FP5

(I) Revision History

Item	Date published	Document No.	Comment
1	24-Oct-2007	U19016EE1V0IF00	First release.
2	16-Apr-2008	U19016EE1V1IF00	Update for GUI V2.01 and firmware V2.01: - Addition of specifications (No. 13 and No. 14) - Addition of restriction (No. 11)