To our customers,

Old Company Name in Catalogs and Other Documents

   On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

RENESAS TECHNICAL UPDATE

Classification of Production	MPU			No	TN-SH7-479A/E	Rev	1
THEME	Correctional specs and additional specs concerning SH7751 electric characteristic tSTD	Classification of Information		1. Spec change ② Supplement of Documents 3. Limitation of Use 4. Change of Mask 5. Change of Production Line			
PRODUCT NAME	SH7751/ SH7751R	Lot No. All	Reference Documents	SH7751 Hardware Manual ADE-602-201B(H) Rev. 3.0		Effective Date Eternity	

This is to notify you of the correction and the addition of the pin drive timing at following table 23.24 and 23.25 control signal timing and figure 23.12 standby mode for output delay time (tSTD) of electric characteristic STATUS pins of SH7751.

(1)The contents before manual correction

Table 23.24 and 23.25 Control Signal Timing

Item	Symbol	Min.	Max.	Unit	Figure
Bus tri-state delay time to standby mode	t_{BOFF2}	—	2	t_{cyc}	23.12
Bus buffer on time	t_{BON1}	—	12	ns	23.11
Bus buffer on time from standby	t_{BON2}	—	2	t_{cyc}	23.12
STATUS 0/1 delay time	t_{STD1}	—	6	ns	23.12
STATUS 0/1 delay time to standby	t_{STD2}	—	2	t_{cyc}	23.12

Note: * When the PHZ bit in STBCR is set to 1, these pins go to the high-impedance state (except for pins being used as port pins, which retain their port state).

Figure 23.12   Pin Drive Timing for Standby Mode

(2)The contents after manual correction

Table 23.24 and 23.25 Control Signal Timing

Item	Symbol	Min.	Max.	Unit	Figure
Bus tri-state delay time to standby mode	t_{BOFF2}	—	2	t_{cyc}	23.12(2)
Bus buffer on time	t_{BON1}	—	12	ns	23.11
Bus buffer on time from standby	t_{BON2}	—	2	t_{cyc}	23.12(2)
STATUS 0/1 delay time	t_{STD1}	—	6	ns	23.12(1)
	t_{STD2}	—	2	t_{cyc}	23.12(1)(2)
	t_{STD3}	—	2	t_{cyc}	23.12(2)

Figure 23.12(1) Pin Drive Timing for Reset or Sleep Mode

Note: * These pins can be put into the state of high-impedance with SCIHZR.

Figure 23.12(2) Pin Drive Timing for Software Standby Mode